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Uninterruptible power supplies (UPS) are electrical devices that protect sensitive loads from 
power line disturbances such as source side overcurrents caused by overvoltage and power 
surges. The critical load in a double conversion UPS system is supplied from an inverter. When 
overcurrents occur on the load side of double conversion UPS systems, both the UPS system’s 
inverter and the critical load connected to it stand a high risk of damage. Load side overcurrents 
due to short circuits, ground faults and motor/transformer start-up are very damaging to power 
electronic components, electrical equipment and cable connections. There exists circuit breakers 
on the load side designed to trip when a huge overcurrent occurs, thereby clearing the fault. A 
circuit breaker is normally sized and installed based on the maximum capacity of the host system 
and trips when a predetermined overcurrent is recorded within a specific period of time. The UPS 
system’s inverter has a pre-set current limit value to protect insulated-gate bipolar transistors 
(IGBTs) from damage. During an overcurrent, inverters can supply a fault current whose peak 
value is limited to the IGBT current limit value. This inverter supplied fault current is not high 
enough to trip the circuit breaker. After an extended period of overcurrent, UPS internal tripping 
will be activated and all loads lose power. Operation of the UPS in bypass mode supplies the 
required fault current but exposes the sensitive load to power line distortions. Therefore, it is 
desired to always supply the critical load via the inverter. 
This study targets to design a detection algorithm for short circuits and ground faults with a 
detection time faster than the UPS system’s internal tripping in order to isolate the faulted area, 
when the inverter is supplying the critical load. To achieve this, first, a MATLAB model was de-
signed to aid in preliminary studies of fault detection through analysing the system behaviour. 
Secondly, literature review was conducted and a fault detection method selected with the help of 
the MATLAB model. Next, laboratory tests on a real UPS system were carried out and compared 
to the MATLAB results. Lastly, the detection algorithm was designed, implemented and tested on 
a real double conversion UPS system.  
 The test results indicate that the implemented detection algorithm successfully detects short 
circuits and ground faults well within the desired time. It also successfully distinguishes short 
circuits and ground faults from other sources of overcurrents such as overloading and transformer 
inrush current. Future development of this study includes additional features such as a  fault clas-
sification method proposed for implementation to improve the  UPS debugging process during 
maintenance. Moreover, the detection algorithm will also be refined and developed further to ac-
tivate a circuit that discharges a current pulse to increase the fault current fed to the circuit 
breaker. 
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1. INTRODUCTION 
Uninterruptible power supply (UPS) systems play a crucial role in providing conditioned 
and continuous power to critical loads. Power conditioning refers to providing safe and 
reliable power in the presence of various grid power line disturbances such as overvolt-
age, undervoltage, sag, surge, spike, frequency variation, outage, noise and harmonic 
distortion [1]. The rapid growth of information technology and its applications in many 
sectors has seen UPS systems playing a key role in system integration. System integra-
tion is the ability of the UPS system to communicate over a network in order to monitor 
sensitive loads. In addition, the UPS system should prepare the loads for a safe shut-
down in extreme cases such as extended power outages or discharged battery energy 
storage. Therefore, UPS systems protect the critical loads from grid side disturbances 
and distortions. 
The major components of a UPS system are power converters, energy storages, motors 
and (or) generators. The UPS system presented in this thesis is widely used in data 
centres. With the widespread use of internet and cloud computing services, vast amounts 
of storage spaces and accompanying infrastructure are essential. Data centres form the 
backbone of this infrastructure through their numerous servers along with computing 
equipment. The growing demand for data centre services is a key indicator that high 
reliability of the supplied power is a necessity. Interruptions in power supplied to data 
centres has huge financial implications on service level agreements. For instance, the 
largest data centres in America have an average of tens of megawatts at peak power 
consumption [2] . With such a high volume of installed capacity, a power interruption 
would result in millions of money lost for every second the servers are not in operation. 
It is vital that the services provided by these data centres remain immune to power quality 
issues as well as power line disturbances.  
UPS systems have gained increased significance due to loads such as data centres that 
require high reliability and conditioned power regardless of the mains supply. Other ex-
amples of critical and sensitive loads requiring UPS systems include medical facilities, 
life supporting systems, emergency equipment, on-line management systems, industrial 
processing and telecommunications.  
Electric power systems are prone to faults that result in high fault currents which are 
extremely damaging to the circuit components and insulation. In UPS systems, short 
circuit, ground and overloading faults are the most common that result into high overcur-
rents which can be very destructive to both the loads and the UPS systems themselves. 
Short circuits and ground faults are characterized by a large output current and an ac-
companying voltage sag due to the low load impedance. The behaviour of currents and 
voltages during overloading is dependent on the extent of the overload. Faults can occur 
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in a UPS system on the source side, within the numerous power electronic components 
in the UPS system or in the load side. The scope of this thesis is limited to detection and 
classification of faults that occur in the load side; otherwise referred to as ‘downstream’ 
faults from here on. These faults occur at the UPS system’s inverter output terminals 
when loaded. The downstream faults considered are short circuits, ground faults, over-
loading and transformer in-rush currents.  
In a loaded three-phase system, downstream faults may involve one or more phases 
and the ground or may occur between individual phases alone. Currently, the UPS sys-
tem does not distinguish the specific phase(s) where the fault is occurring and when the 
internal inverter overcurrent protection trips, it cuts power to all the loads connected. For 
instance, when the UPS system is online and a downstream short circuit fault occurs 
between phase A and the ground, if the inverter cannot supply a high enough overcur-
rent, the load is dropped and all connected loads lose power. A downstream fault in one 
of the phases of the UPS systems leads to loss of power even to the other ‘healthy’ 
phases. This implies that a single localized fault in one of the UPS system phases is 
propagated through the downstream leading to loss of power to all connected loads. 
Therefore, to increase reliability and stability of the UPS system, it is important to monitor, 
detect occurrence and identify the type and location of a downstream fault before per-
forming a localized fault isolation. This provides further protection to the system and pre-
vents possible damages from cascaded faults. The aim of this thesis is to explore ways 
of providing fast and localised overcurrent protection. This means that if phase A has a 
short circuit, a sufficiently high current should be supplied to the circuit breaker (CB) in 
phase A, triggering it and leaving phase B and C to continue working normally. 
Fast and localized overcurrent protection requires the implementation of a new scheme 
that can detect the phase where the fault occurs and turn on a trigger circuit to clear the 
specific CB. This thesis focuses on how to detect a fault occurring downstream as well 
as proposes an algorithm to classify the type of fault. To achieve these objectives, first, 
a literature review is conducted to explore the various fault detection and classification 
methods that exist and their suitability as solutions. MATLAB Simulation models are then 
developed for the various fault conditions. The voltage and current relationships in the 
fault conditions are studied and compared to the threshold values required for implemen-
tation of the detection algorithm. In addition, a test unit for the UPS under study is used 
to run similar fault condition tests in the laboratory. The results are then compared with 
the simulations and the practical thresholds recorded. Based on the laboratory and sim-
ulated result comparison, an algorithm is developed to detect conditions. This algorithm 
is intended to increase the fault current supply capability of the UPS system by activating 
a trigger circuit. The tripper shoots a high current spike which is used to trip the CB in 
the identified faulted phase. The developed algorithm is then tested on the 20 kVA double 
conversion UPS system (code name 93PS) and progressively refined based on the test-
ing results.  
This study consists of a literature review, MATLAB simulations, laboratory testing on a 
commercial UPS system and software development presented chapter-wise. In chapter 
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2, three UPS systems’ topologies are presented and their different operation modes ex-
plored. Chapter 3 discusses the implemented inverter architecture. Downstream faults 
are examined in chapter 4 and the effect of the inverter topology on the fault condition 
waveforms studied. Background studies on existing detection algorithms are reviewed in 
chapter 5 and the implemented method presented. The proposed classification algorithm 
is introduced and discussed in chapter 6, together with a summary of the popular classi-
fication methods. Analysis, comparisons of Simulink and laboratory fault condition tests 
and test results of the implemented algorithm are presented in chapter 7. Chapter 8 fi-
nalizes this study with perspectives on whether set goals were achieved satisfactorily. 
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2. UNINTERRUPTIBLE POWER SUPPLIES 
There are three broad categories of UPS systems; namely static, rotary and hybrid 
static/rotary systems. These categories are briefly discussed in sections  2.1, 2.2 and 
2.3. The focus of the thesis is on subsection 2.1.1 also known as double conversion UPS 
system and will be discussed in more detail in chapter 3. 
The UPS topologies can be represented in the block diagram of Figure 2.1 [3]. 
 
Figure 2.1 UPS classifications. 
Important factors to consider when selecting a UPS technology includes the electrical 
properties of the critical load as well as its external operating conditions. Other relevant 
considerations are reliability, cost and size of the UPS system.  
2.1 Static UPS systems 
A static UPS system uses power electronics to supply power to the critical load instead 
of a motor or a generator. The main components of a static UPS system are a battery 
energy storage, an inverter and a converter and/or rectifier. Valve regulated lead acid 
batteries are the most widely used in UPS systems because they are relatively cheaper 
than other battery technologies and durable. The converter transforms AC (alternating 
current) to DC (direct current) to charge the battery and feds it to the inverter. The battery 
might have an additional converter that steps up or steps down the voltage to the required 
level. The inverter performs a DC to AC voltage conversion and then feeds the AC volt-
age to the critical load through a filter. 
UPS Sytems Classification
Static UPS Rotary UPS Hybrid(static/rotary) UPS
Online Standby
Line 
Interactive
Buck/Boost 
transformer
Ferroresonant 
transformer
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Due to the wide variety of its applications areas, cost and efficiency, static UPS systems 
are the most widely used and encountered UPS systems. They can be used for low 
power applications such as emergency lighting and fire alarms, in medium power medical 
systems as well as implementation in high power utility applications [4]. 
Static UPS systems can be implemented in the three topologies listed in Figure 2.1, 
namely, online, standby and line interactive UPS systems. These topologies are briefly 
discussed in subsections 2.1.1, 2.1.2 and 2.1.3. In Figure 2.2 to Figure 2.13, arrows are 
used to indicate direction of current flow in the UPS systems. 
2.1.1 Online UPS systems 
This configuration is also referred to as “double conversion UPS” or “inverter preferred 
UPS” [1], [3], [4] . Block diagram of a typical online UPS during normal operation is shown 
in Figure 2.2. The double conversion UPS system first rectifies incoming AC voltage to 
DC voltage and feeds this to the DC-AC inverter which provides an AC output to the UPS 
load. During normal operation, the AC-DC rectifier provides power to charge the battery 
through the DC-DC converter as well as support the inverter [5] . The flow of current in 
this operation is as depicted by the arrows in Figure 2.2. 
 
Figure 2.2 Online UPS during normal operation. 
Figure 2.3 depicts the typical response in the event that the mains supply fails or deviates 
from the input voltage and frequency tolerances. The inverter now operates from battery 
power to support the AC loads.  
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Static 
switch
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Figure 2.3 Online UPS operation with mains failure. 
It is increasingly common that many online UPS systems have an automatic bypass 
switch that enhances reliability by providing redundancy of the mains supply, in the 
event of an overload that the inverter cannot support by itself or a UPS malfunction. 
The static switch is made of thyristors which are commutated by an external signal to 
perform switching. The switching speeds of the static switch differ between manufactur-
ers. The Eaton UPS static switch turn on time is 2 𝑚𝑠.  Figure 2.4 shows the current 
path when the bypass switch is in use.  
 
Figure 2.4 Online UPS Bypass switch operational with existing UPS failure. 
2.1.2 Standby UPS systems 
The standby UPS systems are also referred to as “offline” or “line-preferred UPS” [1], [3]. 
During normal operation, the critical load is supplied with AC power directly from the 
mains by the bypass switch as illustrated in Figure 2.5 without prior power conditioning. 
This means that the load is subjected to all power disturbances and deviations within the 
acceptable bypass voltage range that occur. The battery is also charged via the AC-DC 
rectifier in this operation mode. The AC-DC rectifier in an offline UPS system has a lower 
power rating compared to one used in an online UPS system as it does not support the 
load directly. This makes the offline UPS cheaper than an online UPS [6]. 
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Figure 2.5 Offline UPS normal operation. 
In the event of the mains supply is unavailable or disturbances are outside the acceptable 
pre-set tolerances, the load is transferred from the mains supply to the DC-AC inverter 
which draws current from the battery storage as illustrated in Figure 2.6. The UPS oper-
ates in this mode until the mains supply is restored to the desirable limits or the battery 
is completely discharged and the inverter shuts down through the low voltage cut out. 
 
Figure 2.6 Offline UPS operating mode with mains supply failure. 
2.1.3 Line-interactive UPS systems 
A line-interactive UPS system’s basic operation is similar to that of the offline UPS sys-
tem with the exception of the additional circuits observed at the bypass line (see Figure 
2.7 below). In normal operation, the AC input is supplied to the load via a filter or trans-
former. The inverter does not usually support the entire load but is used for instance to 
buck or boost the line voltage or to smooth out ‘notches’ in the incoming grid voltage 
waveform. Therefore, this UPS can interact with the line voltage and thus its name [7]. 
The two main and most popular line-interactive UPS systems are the buck/boost trans-
former and the ferro-resonant transformer. Figure 2.7 and Figure 2.9 show the normal 
operation where the load receives power directly via the bypass switch. When the mains 
power is not within the pre-set tolerances or the power is unavailable, the inverter will 
supply the load from the battery storage as illustrated in Figure 2.8 and Figure 2.9. Due 
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to the transformers in the bypass line, the load transfer to inverter is less frequent and 
this significantly reduces the wear on the battery. 
 
Figure 2.7 Buck/boost transformer UPS in normal operation. 
The transformer secondary windings in the buck/boost transformer of Figure 2.7 and 
Figure 2.8 are adjusted by relays to perform mains voltage step-up or step-down, and 
thus ensuring the desired output voltage limits are maintained  [5] . The secondary wind-
ings have multiple taps that increase or decrease voltages in steps. 
 
Figure 2.8 Buck/boost transformer UPS operating mode with mains supply failure. 
The ferroresonant line-interactive UPS systems use a bi-directional power converter that 
charges the battery during normal operation and acts as a power inverter when support-
ing the load as illustrated in Figure 2.9 (a) and Figure 2.9 (b) respectively. 
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Figure 2.9 (a) Ferroresonant UPS in normal operation mode. 
 
Figure 2.9 (b) Ferroresonant UPS operating mode with mains supply failure. 
2.2 Rotary UPS systems 
This is the earliest form of the UPS systems having different motor and generator com-
binations with superior isolation capabilities and an adequate overall performance  [8] . 
They are mainly reserved for industrial applications that require more than 100kVA of 
protection. These industrial loads are normally large, with non-linear characteristics and 
a high likelihood of short circuits. Rotary UPS systems have better capabilities to handle 
these non-ideal loads compared to static UPS systems, but they are more expensive, 
take up more space and are complex in design. 
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Figure 2.10 shows a typical rotary UPS system where the electric machines are mechan-
ically coupled. During normal operation depicted by Figure 2.10, the mains supplies 
power to the load via the automatic transfer switch (ATS) while the synchronous machine 
performs voltage conditioning via the inductor. Voltage conditioning refers to providing 
reactive power when needed. The synchronous machine stores kinetic energy to the 
flywheel by rotating the flywheel mechanically through a connecting shaft. 
 
Figure 2.10 Rotary UPS in normal operation mode. 
When the mains supply is inaccessible or operating outside the permissible limits, the 
rotary UPS system operates in the stored energy mode momentarily until the source side 
generator starts up. The flywheel discharges its kinetic energy by rotating the synchro-
nous machine, which in turn feeds the sensitive load as shown in Figure 2.11. 
 
Figure 2.11  Rotary UPS temporary operating mode with mains supply failure. 
Figure 2.12 shows the operating mode after the source side generator starts up and the 
ATS connects the sensitive load to the generator supply. The synchronous machine per-
forms voltage conditioning if necessary as well as charges the flywheel. 
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Figure 2.12 Rotary UPS operating mode with UPS failure. 
These UPS systems are bigger in size and weight and require more maintenance com-
pared to static systems [4] . 
2.3 Hybrid UPS systems 
The hybrid UPS system integrates the desirable features of both static and rotary UPS 
systems. Some of its key features include lower maintenance requirements, high relia-
bility, low output impedance as well as outstanding frequency stability limits [9], [10]. 
Figure 2.13 (a) shows the operation of the hybrid UPS system in normal operating, Figure 
2.13 (b) shows operation in energy storage mode while Figure 2.13 (c) depicts operation 
in UPS failure mode. Hybrid UPS systems are normally installed in high power applica-
tions. 
 
Figure 2.13 (a) Hybrid UPS in normal operation mode. 
 
 
Battery
Bypass line
Mains
Supply
Sensitive 
Load
Static 
switch
M/G G
AC generatorAC motor
Bi-directional power 
converter
Static 
switch
12 
 
 
Figure 2.13 (b) Hybrid UPS operating mode with mains supply failure. 
 
Figure 2.13 (c) Hybrid UPS operating mode with UPS failure. 
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3. UPS INVERTER TOPOLOGY 
The working of a double conversion UPS system has been discussed in subsection 2.1.1 
while Figure 2.2 depicts the general configuration of the system. The inverter fed circuit 
referred to in this thesis, is a critical load being fed from a double conversion UPS system 
whose inverter is three-phase, three level(3L) and neutral point clamped (NPC). Three-
phase inverters can be two level(2L), 3L or more, also known as multilevel inverters. The 
number of levels denote the number of voltage potentials to implement the output sinus-
oidal voltage. For instance, in a 2L three-phase inverter, the possible voltage potentials 
are 𝑉𝑖𝑛(+) and 𝑉𝑖𝑛(−) while a 3L three-phase inverter has 𝑉𝑖𝑛(+), 0 and 𝑉𝑖𝑛(−). Multilevel 
inverters are an inventive strategy for connecting serial switches and have several ad-
vantageous features that make them suitable for a wide range of applications. 
One of the multilevel inverter desirable features that have made the 3L inverter a good 
choice for UPS is the fact that for the same DC link voltage, the required switch voltage 
rating for the 3L inverter is half that of the 2L inverter [11] . This is because a 2L inverter 
has two switches in every leg as demonstrated in Figure 3.1 while a 3L inverter has four 
switches in each leg as shown in Figure 3.3. The decrease in the switch voltage rating 
gives multilevel inverter topologies a significant advantage in that they reduce the voltage 
stress across the semiconductor switches. Decreasing the voltage stress on switches 
leads to a corresponding decrease in 
𝑑𝑣
𝑑𝑡
 and consequently, a reduction in electromag-
netic interference (EMI).  
 
Figure 3.1 Three-phase three-wire 2L inverter topology.  Source: Adapted from [12] . 
In addition, the output voltage harmonic content is reduced in multilevel topologies due 
to availability of more switching states. A cost saving feature of multilevel inverters is that 
the passive components required in both the AC and DC sides are smaller and lighter 
compared to the components in lower-level inverter topologies, such as 2L, for the same 
switching frequency [13] . 
A three-phase inverter can be a three-wire or four-wire topology. Figure 3.3 is a three-
wire topology while Figure 3.2 shows a four-wire topology. Three-wire inverters are com-
mon in applications where the load is balanced while the four-wire topology is used to 
provide a neutral connection. However, the four-wire topology requires control of the 
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voltage balance between the split capacitors unlike a three-wire topology. A three-phase 
3L NPC inverter can be implemented in both three and four-wire system applications, 
without further modifications, due to the existing DC neutral point between the split ca-
pacitors. In addition, a three-phase 3L inverter is cheaper and easier to control compared 
to higher level inverters [11]. 
 
Figure 3.2 Three-phase four-wire 3L inverter topology.  Source: Adapted from [11]. 
Inverters can be voltage source inverter (VSI), current source inverter (CSI) or Z-source 
VSI depending on the inverter properties. A VSI inverter has a stiff DC voltage at the 
source which implies a very small to negligible DC source impedance. The DC source 
can be from battery storage or a preceding output voltage controlled DC-DC or AC-DC 
converter. In the case where the DC source impedance is significantly higher, the supply 
has a stiff current source and the inverter is a CSI. The most common three-phase in-
verter is the VSI which is the topology used in the UPS under study in this thesis. VSI 
topology is also used in renewable energy applications where it behaves as a CSI. The 
Z-source VSI has buck-boost properties and its source can either be a voltage or current 
source [14]. 
The NPC inverter, however, has some disadvantages as well. For instance, additional 
clamping diodes need to be included as illustrated in Figure 3.3 and these additional 
components take up extra space. Moreover, it has a total of twenty seven switching 
states and therefore its pulse width modulation (PWM) switching pattern is complicated. 
In addition, the NPC is used in medium and high voltage UPS applications; Conse-
quently, switching losses are a relevant issue due to increase in the number of switches. 
Furthermore, the neutral point deviating from its point of balance is an inherent issue that 
has been widely explored [15]. Despite these disadvantages, the total efficiency of the 
3L inverter is higher compared to the 2L inverter because of its smaller output filter. 
Figure 3.3 shows the configuration of the 3L three-phase NPC inverter that directly feeds 
the load in the double conversion UPS systems. The inverter isolates the load into a 
‘subsystem’ of what is referred to as the UPS downstream. The load faults will hence be 
simulated and analysed as a circuit fed from an inverter. The DC link capacitors are 
charged by the rectifier shown in Figure 2.2. 
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In the power circuit of Figure 3.3, midway between capacitors C1 and C2 is the neutral 
point (N) which provides a potential of zero volts with respect to the source. C1 is con-
nected between the positive rail and the neutral point and it maintains a voltage of 𝑉𝑐1 
(
+ 𝑉𝑑𝑐
2
), while C2  is connected between the negative rail and the neutral point maintaining 
a voltage value of  𝑉𝑐2 (
− 𝑉𝑑𝑐
2
). The inverter switching stage has been implemented using 
IGBTs and clamping diodes that connect N to the midpoint between the two upper and 
two lower IGBT switches per leg. The LC and EMI filters are used to eliminate harmonics 
for the sensitive load to be connected. 
 
Figure 3.3 Three-phase three-wire 3L inverter topology. Source: Adapted from [16] . 
An IGBT is a voltage controlled semiconductor device with very high current handling 
capabilities (greater than 500A) and a high blocking voltage (600V – 6.2 kV) and a low 
switching frequency (maximum of 30kHz) compared to MOSFETS, much higher than 
thyristors which were used in older UPS systems [17] . These are desirable properties 
for implementation in UPS systems as an electronic switching device. IGBTs cannot con-
duct in the reverse direction hence, a freewheeling diode is placed in parallel with each 
IGBT as illustrated in Figure 3.3 IGBTs in VSI get damaged under short circuit conditions 
and it is important to ensure they are not subjected to high currents [18] . 
3.1 Basic operation principle  
 
Each inverter leg of the three-phase inverter outputs three different states (
+ 𝑉𝑑𝑐
2
, 0 and 
− 𝑉𝑑𝑐
2
). Where 𝑉𝑑𝑐 is the total potential difference between the inverter positive and nega-
tive voltage rails. The output voltages will be denoted as 𝑉𝑎𝑁, 𝑉𝑏𝑁 and 𝑉𝑐𝑁 for 1
st (phase 
A), 2nd (phase B) and 3rd (phase C) inverter legs respectively. Since the switching princi-
ple is the same for each of the inverter legs connected to the three-phases, the switching 
principle of phase A is first explained.  
To avoid short circuiting the IGBTs, the switches are commutated in a pre-determined 
switching sequence with an additional dead time, to achieve these voltage states. From 
Figure 3.3, the voltage level 
+ 𝑉𝑑𝑐
2
 is achieved when only switches 𝑆𝑎1 and 𝑆𝑎2 are turned 
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on. When only   𝑆𝑎2 and 𝑆𝑎3 are on, 𝑉𝑎𝑁 is at 0V. Output voltage 𝑉𝑎𝑁 is 
− 𝑉𝑑𝑐
2
 when only 
switches 𝑆𝑎3 and 𝑆𝑎4 are turned on. It is notable that only one switch is commutated when 
transitioning from one voltage state to another, thereby, minimizing switching losses [19]. 
The switching states of phase A are summarised in Table 1. 
Table 1. 3 phase 3L inverter output voltage levels and switching status. 
 
3.2 Sinusoidal Pulse Width Modulation  
 
Carrier based pulse width modulation, selective harmonic elimination and space vector 
modulation are the three most popular modulation techniques for NPC inverters [20] . 
Sinusoidal Pulse width modulation (SPWM) is the modulation technique used to control 
the output voltage and frequency in this study. In applications with a DC output voltage, 
a sawtooth waveform modulation signal is used in order to simplify the system. In our 
case, the output voltage is AC and a modulation signal with a triangular waveform is 
more suitable to reduce harmonics. 
The basic SPWM control scheme generation of phase A is shown in Figure 3.4. 
Switching status Output Voltage Active state 
𝑺𝒂𝟏 𝑺𝒂𝟐 𝑺𝒂𝟑 𝑺𝒂𝟒 𝑽𝒂𝑵 𝑺𝒂 
1 1 0 0 
+ 𝑉𝑑𝑐
2
 + 
0 1 1 0 0 0 
0 0 1 1 
− 𝑉𝑑𝑐
2
 - 
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Figure 3.4 (a)carrier based SPWM modulator (b) gate control signal generation. Source: 
Adapted from [14] . 
The sinusoidal reference voltage 𝑣∗ in Figure 3.4 (a) is compared with the two triangular 
carrier signals 𝑣𝑐𝑟1 and 𝑣𝑐𝑟2. The gate control signals generated by the modulator are 
then fed to the switches in the inverter leg to produce the desired voltage level by a 
complex programmable logic device (CPLD). Phase A output voltage 𝑉𝑎𝑁 is determined 
by the logic summarized in Table 2. 
Table 2. SPWM gate control signals logic. 
 
The two level-shifted carrier waves in Figure 3.4 (b) are used to produce the three po-
tential levels. Level-shifting is also illustrated in Figure 3.6; it refers to the offsetting of 
𝑣𝑐𝑟1 above the horizontal axis and setting its values between 1 and 0 while 𝑣𝑐𝑟2  is offset 
below the same axis acquiring values between 0 and -1.  
Starting with all switches turned off, PWM is performed such that, when the amplitude of 
𝑣∗ is greater than both 𝑣𝑐𝑟1 and 𝑣𝑐𝑟2, the modulator feeds  a gate control signal to the 
CPLD that turns on 𝑆𝑎1 and 𝑆𝑎2. Phase A output voltage 𝑉𝑎𝑁 is then connected to the 
positive DC link voltage and the output voltage is 
+ 𝑉𝑑𝑐
2
 .  
When the amplitude of 𝑣∗ is less than  𝑣𝑐𝑟1 but greater than 𝑣𝑐𝑟2, the CPLD uses the 
control signal from the modulator to turn off 𝑆𝑎1, 𝑆𝑎2 remains on while 𝑆𝑎3 is turned on. 
The output voltage is zero since  𝑉𝑎𝑁 is now connected to 𝑁. 
(a) (b)
Sa2
Sa3
Sa4
Sa1
0
Carrier & reference signals Switching status Output Voltage 
Comparison 𝑺𝒂𝟏 𝑺𝒂𝟐 𝑺𝒂𝟑 𝑺𝒂𝟒 𝑽𝒂𝑵 
𝑣∗  >  𝑣𝑐𝑟1 1 1 0 0 
+ 𝑉𝑑𝑐
2
 
 𝑣𝑐𝑟2 < 𝑣
∗  <  𝑣𝑐𝑟1 0 1 1 0 0 
𝑣∗  <  𝑣𝑐𝑟2 0 0 1 1 
− 𝑉𝑑𝑐
2
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Finally, during the time when the amplitude of 𝑣∗ is less than both 𝑣𝑐𝑟1 and 𝑣𝑐𝑟2, the gate 
control signal fed to the CPLD  turns off 𝑆𝑎2, 𝑆𝑎3 remains on while 𝑆𝑎4 is turned on. An 
output voltage of 
− 𝑉𝑑𝑐
2
 is then registered at the terminals of 𝑉𝑎𝑁 which is now connected 
to the negative DC link voltage. 
The switching frequency of the inverter is determined by 𝑉𝑐𝑟1 and 𝑉𝑐𝑟2 and thus, they 
have the same frequency. Harmonic frequencies exist at the switching frequency and at 
multiples of the switching frequencies as well. High frequency components do not prop-
agate significantly in an AC network or the UPS system’s sensitive loads. Therefore, 
higher frequency values of carrier signals may seem advantageous. However, with 
higher switching frequencies, the IGBTS have more power loses due to the large number 
of switchings per cycle and thus it is generally maintained at maximum 10 kHz for high 
power applications. Phase shifting 𝑉𝑐𝑟1 and 𝑉𝑐𝑟2 by 180
° reduces the harmonics and the 
LCL and EMI filters adequately filter out any other harmonics [18]. 
The fundamental frequency of 𝑉𝑎𝑁 (50 Hz) and its amplitude is determined by the refer-
ence signal (𝑣∗ in Figure 3.4(b)) also known as the control signal [14] . The ratio of the 
frequencies of the carriers to the reference signal is known as the frequency modulation 
ratio, denoted as 𝑚𝑓, can be presented as in equation (1). Where 𝑓𝑐𝑎𝑟𝑟𝑖𝑒𝑟 is the frequency 
of the carrier signal and 𝑓𝑟𝑒𝑓 is the reference signal’s frequency.  An even frequency 
modulation ratio, as calculated below, gives a more symmetric output waveform for a 
360°  cycle. A higher frequency modulation ratio is preferred, as discussed above, as it 
increases the frequency at which harmonic occur. 
𝑚𝑓 =  
𝑓𝑐𝑎𝑟𝑟𝑖𝑒𝑟
𝑓𝑟𝑒𝑓
                                                                                                                  (1) 
The ratio of the amplitude of the reference signal to the carrier is known as the amplitude 
modulation index, usually denoted by 𝑚𝑎, can be expressed as: 
𝑚𝑎 =  
𝑣𝑟𝑒𝑓
𝑣𝑐𝑟
  ,                                                                                                                      (2) 
where 𝑣𝑟𝑒𝑓 is the peak value of the amplitude for 𝑣
∗ and 𝑣𝑐𝑟 is the peak amplitude value 
for 𝑉𝑐𝑟1 and 𝑉𝑐𝑟2 as shown in Figure 3.4(b). Depending on the amplitude of the reference 
and carrier signals, the inverter can operate in three regions. These has been illustrated 
in Figure 3.5 where linear, overmodulation and square wave regions of operation are 
shown for an 𝑚𝑓 value of 15 in a three-phase inverter. 
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Figure 3.5 Three-phase linear, over- and square-wave modulation. Source: Adapted 
from [18]. 
When 𝑣𝑟𝑒𝑓 and 𝑣𝑐𝑟 have equal amplitudes,  𝑚𝑎 is equal to 1. When the inverter is oper-
ating such that 0 < 𝑚𝑎 ≤ 1, it is said to be operating in the linear modulation region. 
When the amplitude of the reference signal is greater than the carrier, 𝑚𝑎 > 1 and the 
inverter is working in the overmodulation region. If the amplitude of the reference was to 
be increased even more such that 𝑚𝑎 ≫ 1, the inverter would operate in the square wave 
region. The linear modulation region is the normal and desired inverter operation region. 
When the inverter has downstream short circuit faults connected to ground, it works in 
the square wave modulation region. This shall be further discussed in chapter 4. 
The modulation of phase B and C is identical to the technique of modulating phase A 
explained above. To achieve modulation of all the three-phases in a 3L inverter, each 
inverter leg requires its own sinusoidal reference signal. Therefore, the SPWM control 
scheme in this case has a total of three reference signals ( 𝑉𝑎𝑟𝑒𝑓, 𝑉𝑏𝑟𝑒𝑓, 𝑉𝑐𝑟𝑒𝑓)   and two 
triangular carrier waves (carrier 1, carrier 2) as shown in Figure 3.6. The reference wave-
forms are 120° phase shifted from each other. They can be expressed as: 
𝑉𝑎𝑟𝑒𝑓 (𝜔𝑡) =  𝑚𝑎  sin 𝜔𝑡                                                                                                  (3) 
𝑉𝑏𝑟𝑒𝑓 (𝜔𝑡) =  𝑚𝑎  sin(𝜔𝑡 − 
2𝜋
3
)                                                                                       (4) 
𝑉𝑐𝑟𝑒𝑓 (𝜔𝑡) =  𝑚𝑎  sin(𝜔𝑡 +  
2𝜋
3
)                                                                                       (5) 
where 𝑚𝑎 is the amplitude modulation index and 𝜔 is the angular frequency of the refer-
ence signals. 
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Figure 3.6  Three-phase inverter carrier and reference signals Source: Adapted from 
[21]. 
The amplitude of the fundamental frequency component of output voltages in each of 
the three-phases can be represented as in in equation (6), when the inverter is in the 
linear modulation region.  
𝑣𝑝ℎ(𝑎,𝑏,𝑐),𝑓𝑢𝑛𝑑 = 𝑚𝑎  
𝑣𝑑𝑐
2
 ,                                                                                               (6)  
Where 𝑚𝑎 is the amplitude modulation index, and 𝑣𝑑𝑐 is the DC link voltage. 
In this region of operation, the output voltage is linearly proportional to the DC side volt-
age. In case of variations in the DC side voltage, the output voltage can be kept constant 
through adjusting the amplitude of the reference signals 𝑉𝑎𝑟𝑒𝑓, 𝑉𝑏𝑟𝑒𝑓 and 𝑉𝑐𝑟𝑒𝑓. The max-
imum output voltage for each of the phases is attained when 𝑚𝑎 = 1. From equation (6), 
the fundamental line to line voltage is as expressed in equation (7) [18] . 
𝑣𝐿𝐿(𝑎,𝑏,𝑐),𝑓𝑢𝑛𝑑 = 𝑚𝑎  
√3 𝑣𝑑𝑐
2
                                                                                               (7)  
 
 
Varef Vbref Vcref
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4. OVERCURRENT FAULTS IN UPS INVERTER 
LOADS 
An overcurrent is an excessively high current that is much greater than the nominal or 
rated current in an electric system. Overcurrents occur from situations such as overload-
ing, short circuits, ground faults and motor/transformer start up. When conductors and 
equipment subjected to this excessive current, the risk of fire or damage from extreme 
temperature rise is very high. Therefore, overcurrent protection (OCP) is very important 
in all power systems. OCP mechanisms are designed to protect users and electric equip-
ment from damage. OCP in power systems has traditionally been implemented through 
current limiters, CBs, fuses and solid-state power switches. Due to their long-established 
reliability in OCP, they are widely accepted and adopted protection methods. They have 
pre-set current limit values that define the safety limits for the electric systems. When 
this safety limit is surpassed, OCP devices interrupt the overcurrent by creating an open 
circuit. The OCP scheme in use for the UPS systems under study has been implemented 
using CBs and fuses. Operation of this OCP scheme will be briefly described. 
A CB is a current interrupting device that protects circuits from overcurrents through a 
mechanical switching action. CBs are categorised in different classes that specify their 
current and voltage ratings as well as their tripping capability and this information is con-
tained in the manufacturer’s datasheet. Tripping capability is determined by the amount 
of overcurrent required to cause mechanical switching of the CB within a specified period 
of time. An overcurrent of sufficiently high magnitude is needed in order to trip a CB 
within a short duration of time. Each CB has a rated current with an accompanying time-
current characteristic which determines the current threshold to be reached for tripping 
to occur. CBs are series connected and should be coordinated to operate in a sequence 
such that the CB closest to the source of the fault current is triggered first. This provides 
isolation of the fault area from the rest of the UPS system which then continues to func-
tion normally. When a CB trips to isolate the fault origin, the process is referred to as 
fault clearing. 
When a downstream fault resulting in an overcurrent occurs while mains power is avail-
able, the UPS switches the load to the bypass connection and the load is directly con-
nected main grid. Operation of the UPS system using bypass connection is known as 
the bypass operation mode. The bypass is able to supply a high enough current for the 
CB to clear the fault, which should be below the rated current threshold for the bypass 
fuse. Connection of the sensitive load to the bypass is not ideal since this exposes the 
load to any existing power line disturbances. 
In the case when the main supply is unavailable, the overcurrent is supplied from the 
battery for the specified inverter time limit. Operation of a UPS system from battery stor-
age is referred to as stored energy mode. Overcurrent supplied by the UPS inverter is of 
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lower magnitude compared to the overcurrent supply of the grid via bypass. This is be-
cause the inverter’s IGBTs would be damaged from overheating if a much higher current 
than its rated current limit is drawn. To protect the inverter from destruction, the UPS has 
an internal inverter overcurrent tripper. If the battery supplied overcurrent is not high 
enough to trip the load CB, the entire UPS system trips via its internal tripper cutting off 
power to the loads. This is referred to as the UPS ‘dropping’ the load. This overcurrent 
protection scheme in use then results into total loss of power to the critical load when the 
UPS drops the load. 
The inverter has a predefined constant current value, known as the current limit, set to 
protect the UPS system and critical load from overcurrent damage. The inverter current 
limit value for the UPS under study is 72𝐴 as can be seen in Figure 4.1. During instances 
when bypass is unavailable, but the grid supply or battery storage are accessible, the 
inverter supplies a current limited overcurrent (72𝐴). The inverter supplied overcurrent is 
normally supplied for 300𝑚𝑠 to protect the IGBTs from irreversible damage. The UPS 
will then drop the load after 300𝑚𝑠 in case the load CB does not trip. The downstream 
circuit breaker generally requires a current higher than 72𝐴 to clear a fault within a short 
duration of time. 
In ideal operation, the UPS system should not transfer the load to bypass during an 
overcurrent since this exposes the critical load to power line disturbances. Moreover, the 
inverter overcurrent tripper should not be activated as this results in complete loss of 
power to the loads in all phases. Therefore, the UPS system’s desirable operation during 
an overcurrent is to identify and isolate the source of overcurrent while keeping the nor-
mal loads operational. The main objective of this study to achieve this desired operation 
by enhancing the tripping capability of the CB when the load is being supplied from the 
inverter during an overcurrent. This is accomplished by detecting the short circuit, iden-
tifying the phase(s) and isolating faulted phase(s) by tripping the CB. This should be 
done in less than 300𝑚𝑠 to prevent the UPS system from dropping the load. 
Enhancing the tripping capability of the CB refers to providing a short duration current 
pulse, that is higher than the inverter current limit (72𝐴) to trip the load side CB in less 
than 300𝑚𝑠 during a short circuit. This current spike is provided by a tripper circuit. A 
tripper circuit is basically a capacitor circuit that can be controlled to discharge a sudden 
current spike in the output current in order to trip a desired CB. The tripper circuit enables 
fault isolation by triggering the CB to trip when the UPS system is operating in current 
limit mode during an overcurrent. The tripper circuit is already designed to be used to-
gether with the detection algorithm. 
The primary focus of this thesis is to formulate an algorithm that can successfully detect 
overcurrents due short circuit faults and trigger the tripper circuit. In addition to this, it 
should distinguish overcurrents due to short circuits from those caused by overloads and 
transformer energisation conditions which should not activate the tripper circuit. In order 
to develop an algorithm that can selectively trigger from short circuit faults only, it is par-
amount to study the current and voltage characteristics as a result of short circuits, over-
loading and transformer inrush current conditions.   
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In this study, the UPS system is always assumed to be in normal operation, as shown in 
Figure 2.2. Normal operation means that the critical load is always supplied with AC 
voltage via the inverter. Therefore, in the laboratory test unit provided, bypass and bat-
teries are not available. Consequently, the operation discussed herein considers that the 
UPS system does not go into bypass or stored energy modes. Eaton manufactures static 
UPS systems only; they include online, standby and line interactive UPS devices as de-
picted in the block diagram of Figure 2.1. Double conversion UPS systems are produced 
in the Eaton’s ‘9 series’ devices, while ‘3 series’ and ‘5 series’ devices are offline and 
line interactive UPS systems respectively. The 9 series device used in this study is the 
93PS model. 
The laboratory studies conducted in this thesis are based on a 20 kVA Eaton 93PS UPS 
device supplied from an AC mains with 400V line to line. The 93PS family of devices 
exists in two models. The basic 93PS model is a three-phase, three level, double con-
version UPS system. The second model known as the ‘93PS marine model’ is similar to 
the basic model with the addition of an input side and an output side transformer. These 
UPS systems are designed such that each phase can be used to independently power 
its own single phase load. For example, the UPS system can successfully support a load 
running on phase A while phase B and C are unloaded. This means that the UPS system 
can run unbalanced loads. Additionally, all the three-phases can also be used to run a 
three-phase load. Generally, separate tests are normally run on the unit to determine its 
behaviour under unbalanced loads. The tests conditions considered here have been run 
on balanced resistive loads for simplicity.  
In subsections 4.1, 4.2 and 4.3, observations are made based on the current and voltage 
waveforms behaviour when the UPS system is under short circuit, overload and when 
experiencing transformer inrush currents. Simulink and laboratory results are used to 
highlight the observations. MATLAB simulation results of the 93PS 20kVA unit shown in 
this chapter, were conducted as preliminary studies during literature review. The simula-
tions are compared with the laboratory test results from a real 93PS unit. The oscillo-
scope voltage and current waveforms, from the laboratory test unit presented in this 
chapter, are used to demonstrate the rationale of the wave shape detection algorithm 
and have thus been filtered using the scope’s own low pass filter to filter out transients 
and noise. A more comprehensive description of the results is further presented in chap-
ter 7 along with unfiltered raw voltage and current oscilloscope waveforms and meas-
urements. It is important to highlight that the algorithm developed in this study is based 
upon laboratory experimental data obtained by deliberately creating overcurrents in the 
93PS test unit as well as the MATLAB simulations. The laboratory testing stations are 
not under any exact controlled external conditions that directly mimic a datacentre. This 
implies that the laboratory test unit has not been placed in a room where the external 
conditions such as temperature are monitored and controlled and therefore the impact 
of external working conditions is outside the scope of this thesis.  
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4.1 Short circuit faults 
Short circuit faults also known as shunt faults refer to the introduction of a transmission 
path between two or more conductive elements forcing the potential difference between 
these elements to be equal or close to zero [22]. These faults occur intentionally or ac-
cidentally. The short circuit faults analysed in this study occur downstream when the UPS 
is loaded during normal operation. Short circuit faults listed in order of frequency of oc-
currence include single phase to ground, phase-to-phase, phase-to-phase to ground and 
three-phase to ground faults.  
Some common causes of short circuits in electrical loads include old or damaged wire 
insulations. Insulation may become damaged due to nail or screw punctures during in-
stallation or from small rodents such as rats chewing on the wires and thus exposing the 
conductors. Wear and tear due to aging wiring can cause deterioration of insulation and 
eventual shorting. In addition, wire connections can also loosen over time leading to 
physical contact between neutral and live conductors. Further, electrical loads can also 
develop internal short circuits due to faults or aging thereby drawing huge overcurrents 
from the UPS system. 
According to the topology of Figure 3.3, the load is always connected to the neutral point 
on one terminal while the other terminal is either at the positive or negative rail depending 
on the switching state of PWM. Since the neutral point is at zero potential with regard to 
the source, it effectively acts as the ‘ground’ terminal and therefore the UPS system is 
vulnerable to all of the listed short circuit faults. For ease of explanation, the terminal 
connected to the neutral conductor will be referred to as the neutral conductor and the 
terminal connected to the bus bars as the live conductor. 
Inverter supplied overcurrent waveform shapes are different from the waveform shapes 
for loads directly connected to the grid. Inverter supplied overcurrent waveforms are 
square wave in shape while directly grid powered overcurrents are sinusoidal. The in-
verter current limit is responsible for the square wave shaped waveforms. When a short 
circuit happens, there is a huge and sudden drop in the load impedance value to a very 
low value, determined by the impedance of the cable connection to the short circuit. For 
example, T1 and T2 in Figure 7.2 are short circuited by a short cable of impedance 0.4Ω. 
The 0.4Ω is the load impedance value when a short circuit fault is initiated. Due to this 
impedance drop, the corresponding output current rises very rapidly to a very large value 
while the output voltage collapses to a near zero value. The inverter current limit is then 
imposed onto this sharp increase and decrease of the output current during the positive 
and negative cycles causing the clipping the peaks to achieve the square wave shaped 
waveform. The voltage waveform acquires a square wave shape due to the current limit 
imposed on the output current. This phenomenon should not be confused with the square 
wave region of operation discussed in subsection 3.2. 
In power systems analysis, when short circuits occur in only one or two phases of a 
three-phase system, they are referred to as unbalanced or asymmetrical faults because 
they cause the system to lose its balanced state. It follows that a short circuit involving 
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all the three-phases is said to be a balanced fault. This analysis is not applicable to the 
considered UPS systems since the phases are taken as independent ‘single phase’ sys-
tems. Therefore, the analysis made is not based on symmetrical components or load 
flow calculations. 
4.1.1 Single phase to ground fault 
This fault occurs when the live conductor and the neutral conductor are connected to the 
neutral point at the same time. This leads to an immediate immense drop in the load 
impedance and a very high output current is developed. The output voltage then sags 
deeply, these conditions are maintained for as long as the short circuit persists until the 
CB clears the fault.  
Figure 4.1 depicts a single phase to ground fault in Phase A simulated in MATLAB’s 
Simulink platform. The nominal output current value depends in the magnitude of the 
critical load connected to the UPS system. Phase A output current waveform is a square 
wave that is limited to the predefined current limit value. The output voltage of phase A 
sags and is maintained to a value very close to zero and is dependent on the value of 
output impedance when the short circuit occurs.  
 
Figure 4.1  Simulated single phase to ground fault in phase A at 0.2𝑠. 
Figure 4.2 shows the laboratory results with the filtered waveforms having similar behav-
iour to the simulated results. 
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Figure 4.2 93PS filtered singlephase to ground fault in phase A. 
4.1.2 Phase-to-phase fault 
Phase-to-phase fault is also referred to as a double line fault and occurs when the live 
conductors of any two phases are directly connected to each other. This forces the live 
conductors to be at equal potential. Figure 4.3 (a), Figure 4.3 (b) and Figure 4.4 illustrate 
the voltage and current waveform behaviour when this fault occurs in phases A and B.  
Figure 4.3 (a) and Figure 4.3 (b) illustrate the MATLAB simulation which differs with the 
waveforms presented in Figure 4.4. The voltage and current waveforms in the simulation 
are identical. It is further observed that depending on the resistance of the cable used to 
connect the two phases when the fault occurred, voltage and current waveforms re-
mained identical while their general shape changed. For example, with higher resistance 
values, the waveforms are more distorted with a shape similar to Figure 4.3 (b) while low 
resistance values had waveforms similar to  Figure 4.3 (a). The cable resistance used 
for Figure 4.3 (a) simulation is 0.001Ω while 4Ω was used for Figure 4.3 (b). This differ-
ence could be due to the fact that MATLAB simulations are based on ideal conditions as 
well as components. Another reason maybe that the simulated model differs in design 
and control methods used in the real system and is therefore not an exact copy thus, the 
different response.  
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Figure 4.3 (a) Simulated phase-to-phase fault in phases A and B (0.001Ω) at 0.5𝑠. 
 
Figure 4.3 (b) Simulated phase-to-phase fault in phases A and B (4Ω) at 0.5𝑠. 
The results of Figure 4.4 have been compared with existing Eaton database tests from 
real 93PS units and are confirmed as the true response of the 93PS unit. 
The voltages in the faulted phases (A and B) of Figure 4.4 are in phase with each other 
and exactly 180° out of phase with the ‘healthy’ phase. The faulted phase voltage wave-
form has a near zero value before an abrupt rise to a peak value followed by a rapid 
decay back to the near zero value. This abrupt change in the voltage occurs when the 
current is transitioning from positive to negative values or vice versa. The current wave-
form is a square wave waveform and similar to the current limited waveform in the short 
circuit to ground fault. Phase A current is 180° phase shifted from phase B current. 
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Figure 4.4  93PS filtered phase-to-phase fault in phases A and B. 
4.1.3 Phase-to-phase to ground fault 
A phase-to-phase to ground fault happens when two phases have their live conductors 
and neutral conductors all connected to the neutral point at the same time. It is synony-
mous to having two single phase to ground faults in each of the involved phases at the 
same time. The output current in the two phases is limited to the current limit value and 
the waveform is a square wave while the output voltages sag to near zero values.   
 
Figure 4.5 Simulated phase-to-phase to ground fault in phases A and B at 𝟎. 𝟑𝒔. 
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In Figure 4.5, the double phase to ground fault simulated results are presented for 
phases A and B while Figure 4.6 shows the laboratory experiment waveforms for the 
fault in similar phases. Waveform results of the laboratory tests and simulations are sim-
ilar.  
 
Figure 4.6 93PS filtered phase-to-phase to ground fault in phases A and B. 
4.1.4 Three-phase to ground fault 
When the live and neutral conductors in all phases are all connected to the neutral point 
at the same, the potential difference is forced to near zero in all the phases. This causes 
a three-phase to ground fault that is characterized by a huge overcurrent in all phases 
with an accompanying voltage sag. It is synonymous to having single phase to ground 
faults in all of the phases. The current is limited to the inverter current limit value while 
the voltage is maintained at a near zero value with the exact magnitude dependent on 
the fault impedance. This is illustrated in Figure 4.7 and Figure 4.8. 
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Figure 4.7 Simulated three-phase to ground fault at 0.3𝑠. 
In Figure 4.8, current in phase A can be observed to have some noise or distortion which 
is occurs during fault conditions since faults are rarely ideal. Otherwise, the waveform 
results from simulations are similar to the laboratory test waveforms. 
 
Figure 4.8 93PS filtered three-phase to ground fault. 
4.2 Overloading 
Overloading can be defined as a ratio of the output current capacity of a UPS system 
within a defined duration of time to its rated nominal current while maintaining its output 
voltage within appropriate limits [23] . All UPS systems are rated for a specific nominal 
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load. If this nominal load condition is exceeded, the UPS systems are designed to sup-
port the load for a predefined time which is dependent on the extent of the overload after 
which the UPS will trip if the overload has not cleared to prevent overheating. This is the 
overload protection scheme. It is expected that the overload condition is temporary after 
which the UPS system returns to working within the specified nominal load. 
Overload conditions create a bigger load power demand than the rated power. There are 
different overload capabilities of the UPS depending on the mode of operation, meaning 
that normal (inverter) mode, battery mode and bypass mode all have unique overcurrent 
capacities. There are four levels of inverter mode overloading supported by Eaton’s UPS 
systems. They have been graded (from level 1 to level 4) in an increasing level of power 
demand. Each overload level is calculated as a percentage of the UPS system’s rated 
load value. The levels range from 102% to 150% of rated load. Once the UPS starts 
working in any of this overload levels, an overload timer will start to run and the UPS 
system will trip if the overload does not clear within the specified time limit. For instance, 
a 102% - 110% overload is supported for 10 minutes, 111% – 125% overload for 60 
seconds, 126% - 150% overload has a time limit of 10 seconds while overloads above 
150% stays online for 300 milliseconds only. Therefore, ideally, the designed algorithm 
should isolate the faulted phases before 300 milliseconds. 
Only level 4 overloading has been considered because the high current it draws is similar 
to an overcurrent from a short circuit fault. Two three-phase overload cases were tested 
in the laboratory; 30𝑘𝑊 and 33𝑘𝑊 . The voltage and current waveforms of phase A  for 
the 30𝑘𝑊  overload are shown in Figure 4.9 (a). It can be observed that the system 
voltage is controlled to the normal UPS system output voltage even with an overload, 
the output current increases but does not surpass the inverter current limit. This implies 
that the level four overload is still within the safety limits. Figure 4.9 (b) gives the voltage 
and current waveforms in all phases for a 33𝑘𝑊 overload. It can be observed that the 
current and voltage waveforms are sinusoidal with the peaks shaved to a constant value. 
At this level of overload, the overcurrent is quite high and the inverter limits this current 
value shaving off the current peak. This shaved peak current causes the output voltage 
peak value to have a similar shape.  
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Figure 4.9 (a) 93PS Phase A voltage and current waveforms for 30kW overload. 
 
Figure 4.9 (b) 93PS voltage and current waveforms for 33kW overload. 
4.3 Transformer inrush current 
The transformer inrush current is a transient overcurrent condition that occurs during 
start-up of the marine models. The input side transformer is not analysed as it has no 
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direct impact on the load side overcurrent. This is because the UPS is loaded after pow-
ering up and the input side inrush current happens before the UPS system’s loading. 
The secondary terminals of the output side transformer are connected to the critical load 
and an output side inrush current is observed when the UPS system goes online for the 
first time. 
Figure 4.10 depicts the 93PS output side transformer inrush currents, 𝐼𝑎𝑚 , 𝐼𝑏𝑚 and 𝐼𝑐𝑚,. It 
can be noted that for instance, the peak value of 𝐼𝑎𝑚 is 91.66A, when the UPS is un-
loaded. The sizing of marine UPS CBs is done such that an overcurrent occurring for an 
extended time is required to trip them and therefore, the temporary abrupt transformer 
inrush current does not cause tripping. 
 
Figure 4.10 93PS output side transformer inrush currents in phases A, B and C. 
The excessively high transient current drawn during energizing a transformer is also 
known as the transformer magnetization current and can be more than 13 times the 
nominal load current [25] . This inrush current observed at the transformer primary wind-
ing can be described by equation (8), 
𝑣(𝑎,𝑏,𝑐) =  
𝑑𝜑
𝑑𝑡
                                                                                                                   (8) 
where 𝑣(𝑎,𝑏,𝑐) is the voltage potential at the primary windings and 𝜑 instantaneous flux 
within the transformer core. From equation (8), it can be deduced that the voltage across 
the transformer primary terminals is directly proportional to the rate of change of flux in 
the transformer core. When the transformer is energized for the first time, there exists a 
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residual flux which when added to the instantaneous flux causes the transformer core to 
saturate. The residual flux is the remaining flux in a transformer core after de-energizing. 
Figure 4.11 (a) depicts the non-linear relationship between the transformer’s magnetic 
core flux and resultant inrush current. During transformer steady state operation, the 
operating point on the saturation curve is below the knee point.  The knee point refers to 
the point at which the magnetizing current increases by 50% for every 10% increase in 
voltage. Beyond the knee point, magnetizing currents increase abruptly even for small 
voltage increments [25]. At transformer saturation, the operation point shifts upwards 
above the knee point and consequently, a large inrush current is observed. Figure 4.11 
(b) illustrates the non-sinusoidal nature of the transformer inrush current as observed in 
phase A of primary windings of the output side transformer. It is characterized by unidi-
rectional, decaying, sudden current spikes until steady state is achieved. 
 
(a) 
 
(b) 
 
Figure 4.11 (a) Transformer inrush current production. Source: Adapted from [24] (b) 
93PS output side transformer inrush current in phase A. 
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5. FAULT DETECTION METHODS 
It is essential to protect power electronic systems from fault conditions through continu-
ous system monitoring, detecting failures, identifying the type of fault and their specific 
location. This is referred to as fault diagnosis. A fault can be defined as a prolonged 
unpredicted deviation from the normal system behaviour. Fault diagnosis is the process 
of establishing the source of a fault based on a set of data from a system with abnormal 
performance using the fastest and simplest form of analysis. Fault diagnosis mainly con-
stitutes data acquisition, fault detection, location, classification and isolation [26]. The 
diagnosis function is carried out in the host’s microcontroller system. 
Fault detection algorithms function differently from fault classification algorithms. Detec-
tion algorithms are selected based on factors such as speed of response, inputs availa-
ble, linearity of the system, harmonics present, processing capability and memory ca-
pacity of the host system. The suitability of an algorithm requires close investigation of 
the host system as well as the desired outcome from the algorithm. Fault classification 
methods generally require a look up table or dictionary from which the decision making 
is based. This demands memory allocation depending on the complexity of the algorithm, 
thus, simpler classification algorithms are preferred. Fault classification methods are pre-
dominantly software based and are reviewed in chapter 6. 
Several key factors influence the perspective taken for the fault detection methods com-
prehensively analysed and discussed in this chapter. To begin with, this study views 
converters on a system level basis and does not focus explicitly on individual power 
electronic components. This means that the inverter switching components are viewed 
collectively as a system with a set of inputs and outputs. Secondly, it is vital in UPS 
systems to keep the inverter on even during short circuits. Therefore, the protection 
methods should not result in inverter turn off. Another aspect considered was the already 
designed tripper circuit briefly described in chapter 4. This further set the scope of the 
study in that, the detection method selected should actuate this tripper circuit. In addition, 
the fault detection method should operate such that identification of faulty phase(s) is 
achievable. This is because, it is desirable to perform localized isolation of the phase(s) 
where the fault has occurred and keep the other phase(s) operating normally. 
Isolation of the faulted phases should be performed by the tripper circuit. The tripper 
circuit is essentially a two capacitor circuit with the capability to provide a very high cur-
rent spike within a very short period of activation. One capacitor provides a current spike 
during the positive half cycle while another provides the current spike during the negative 
half cycle of the output current. Each of these capacitors is connected to a charging 
thyristor that charges it to the peak value of the output voltage by natural commutation. 
Natural commutation refers to self-commutation of a thyristor connected to an AC supply 
as zero crossing happens when the AC supply transitions from positive peak to negative 
peak and vice versa. The capacitors are then discharged to give the current spike by 
forced commutation of discharge thyristors from an external pulse source driven by the 
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developed algorithm. The tripper circuit will be treated as a black box and as such, de-
tailed wiring diagrams are not presented. 
System level fault detection algorithms are methods that identify faults in the load side 
and other parts of a power electronic system other than individual power electronic com-
ponents [27]. Limited research exists on system level fault detection methods for power 
electronic converters. This is because switching semiconductors have been determined 
to be the most frequently prone to irreversible failure and hence, they form the central 
research focus area for fault detection methods in power electronics [24] - [28]. The focus 
of majority of the fault detection techniques is protection of these switches from short 
circuit currents to prevent overheating and their eventual destruction. This is referred to 
as component level fault detection schemes. 
Component level short circuit detection schemes for the power electronic switches are 
based on the time of occurrence of the fault [29]. For example, when a converter short 
circuit happens before the converter is turned on, it is referred to as a hard switching 
fault (HSF) also known as short circuit I, while faults that occur when the converter is 
running are referred to as fault under load (FUL). FUL is further defined as faults that 
occur during IGBT conduction (short circuit II) and those that occur when the freewheel-
ing diodes are conducting during the converter dead time (short circuit III). Different fault 
detection methods exist depending on the time of occurrence, IGBT characteristics, re-
gions of operation and IGBT behaviour during the fault conditions. Collector, emitter and 
gate voltages and currents are normally monitored to generate a control signal for the 
IGBT gate pulse. Slow gate turn off is normally the target, in order to limit the turn off 
transients that occur when the gate turn off is done rapidly.  
In contrast, system level short circuit detection methods are primarily dependent on their 
intended purpose as well as the operation characteristics of the host system. The design 
process maybe based on reasons such as improving the marketing niche of products by 
improving their efficiency, increasing features provided by the host system, refining ex-
isting detection methods and therefore detection algorithms are tailored to fulfil specific 
objectives. They require signals measured from the host system and then customized to 
be algorithm and application specific.  
Short circuit detection is generally carried out using hardware methods, software algo-
rithms or  hybrid detection methods described in sections 5.1, 5.2 and 5.3 respectively. 
These are the existing widely accepted and researched mainstream methods that were 
explored but not implemented in this study due to specific drawbacks mentioned in this 
text. It was important to assess the key features of the behaviour of the 93PS unit before 
selection of the fault detection method. Therefore, MATLAB simulation were carried out 
before and during literature review of fault detection methods in order to compare abnor-
mal system behaviour with the attributes of mainstream detection schemes. These com-
parisons together with factors such complexity of design, input variables present, speed 
of response and the level of demand on the host system’s resources formed the basis of 
evaluating the suitability of a fault detection algorithm. The selected and implemented 
fault detection method is presented in section 5.4. 
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5.1 Hardware detection methods 
When the current flowing in a circuit exceeds the rated nominal current for electrical 
components or circuitry wiring, it is referred to as an overcurrent. Short circuits, over-
loading, transformer and motor start-ups are examples of events that can cause over-
currents. Overcurrents in electrical systems can lead to system malfunctions due to de-
struction of components and conductors from overheating. Without overcurrent protec-
tion, extreme cases of failure can result in hazards such as fires and explosions.  
Overcurrent protection devices have been widely used in power systems to perform cur-
rent interruption thus preventing system damage. Hardware protective devices include 
CBs, relays, fuses and solid-state power switches. Hardware detection devices biggest 
disadvantage is time taken between onset of overcurrent and activation of protection 
device. Devices that have a lower time delay such as non-resettable fuses normally need 
manual replacement after an overcurrent has occurred and this results to system down-
time. Devices with a higher time delay do not need constant replacement. However, the 
speed of response is determined by the rate of change of current with regard to time. To 
minimize the delay before a CB opens during a fault, the tripper circuit in this study has 
been designed to shoot a current spike so that the CB is always opened within the min-
imum time limit. Another downside of hardware detection methods is that they are not 
customized for a specific system. If custom made devices were required, the customer 
needs to contact the manufacturer directly thereby incurring more cost due to low econ-
omy of scale. 
5.2 Software algorithms 
This is the most versatile fault detection method because prominent techniques can be 
adapted for desired functions. Software algorithms are based on two broad detection 
approaches, numerical and artificial intelligence methods, discussed in subsections 5.2.1 
and 5.2.2.   
5.2.1 Signal analysis methods (numerical methods) 
Numerical methods are well-established and researched classical fault detection tech-
niques, where information is extracted from measured signals obtained from the host 
system. After signal acquisition, data processing is then performed to determine the sys-
tem behaviour. Deviations from the predetermined rated values are used to signal ab-
normality and fault occurrence. Typical Signal processing techniques applied for the de-
tection algorithms comprise instantaneous signal magnitudes, mean and maximum val-
ues, variable tolerance values, spectral power densities and frequencies and statistical 
methods [30].  
Frequency domain analysis methods are more favourable in signal analysis compared 
to time domain analysis methods because they are resistant to distortions caused by 
noise and switching transients. Signal analysis can be done qualitatively or quantitatively. 
An exact numerical model of the host system is not needed while performing qualitative 
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signal analysis and therefore it is more tolerant to harmonics, noise and modelling errors 
but gives less accurate results. Quantitative signal analysis is a precision method that 
can determine fault magnitude and location. Frequency domain signal analysis methods 
used for fault detection are mainly Fourier and Wavelet transform methods.  
Wavelet transform has gained significant traction in detection algorithms compared to its 
Fourier transform counterpart. This is because Fourier transform can only provide infor-
mation about the frequency components available. It is not possible to determine the 
particular instant of time certain frequency components come into existence in a non-
stationary signal using Fourier analysis. In addition, Fourier transform has a very limited 
cycle range (signal duration) within which comprehensive information can be extracted 
from a signal. To solve this problem, short time Fourier transform (STFT) is implemented 
by using a sliding window to perform Fourier series on the target signal. A sliding window 
is basically a means by which a small portion of the target signal can be extracted by 
shifting the window over the signal to be analysed. There arises problems with detecting 
low frequency components in STFT which can be minimized, but not eliminated, by keep-
ing the sliding window’s width constant.  
Wavelet transform overcomes all the problems inherent with Fourier transform based 
schemes. It can be used to analyse signals of any duration and establish time of occur-
rence of particular frequency components. Due to this quantitative nature, the most prev-
alent signal analysis method is the wavelet transform [31]. Another advantage of the 
wavelet transform method is its ability discriminate harmonics from non-linear systems 
with those resulting from system abnormalities. This is especially important because 
power electronic circuits are characterized by harmonics resulting from switching of the 
IGBTs through PWM or other control schemes.  
Wavelet transform is the use of mathematical functions to decompose a signal into dif-
ferent frequency components. This enables analysis of a signal within finite energy func-
tions of short durations comprising a family of ‘wavelets’. The splitting of the mother 
wavelet (signal) into smaller wavelets is referred to as wavelet transform. The family of 
wavelets is formed through a process of translation and scaling by a wavelet transform 
function. The mathematical notation of a wavelet is represented in equation 9, where 𝑏 
is the translation distance and 𝑎 the scale expansion [32]. 
𝜓𝑎,𝑏(𝑡) = |𝑎|
−0.5 𝜓 (
𝑡−𝑏
 𝑎
) , 𝑎 < 0                                                                                      (9) 
From equation 9, it can be deduced that the wavelet transform is calculated at different 
translation distances specified by the 𝑏 parameter, for varied scales of expansion or 
compression via the 𝑎 parameter within the total plane of transformation. Continuous 
wavelet transform (CWT) happens when wavelet transform is done as a smooth and 
continuous operation while discrete wavelet transform (DWT) is the transformation 
done when the translation distance and scale expansion are specified as a set of dis-
cretized steps.   
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Wavelet transform is implemented through filters whose design is based on a selected 
wavelet family. There exists various wavelet families optimized for signals with certain 
distinct characteristics. Examples of wavelet families for CWT include Paul, Meyer, de-
rivative of Gaussian and Morlet wavelets, while DWT wavelet families include orthogonal 
wavelets (Haar and Daubechies) and B-spline biorthogonal wavelets. Selecting the right 
waveform family is very important and hence, the nature and properties of the signal in 
the host system must be analysed thoroughly. Selection of Unsuitable wavelet families 
will result in very complicated and problematic designs whose results may be incorrect.  
Due to continuous translation and scaling of the wavelets in CWT, its coefficients after 
calculations generally tend to infinity, with a lot of redundancy. This makes practical ap-
plication of CWT cumbersome and therefore DWT is normally preferred. Implementing 
DWT is simple, however designing filters to perform wavelet transform involves a set of 
complex calculations and further analysis of the result is required. This translates to more 
resources in terms of microprocessor memory, processor cycles or time.  
This fault detection method although very interesting for further research, was not se-
lected due to its resource intensive nature, complicated computations for filter design 
and the need develop two other separate algorithms. One that controls the tripper cir-
cuit by feeding it with the correct output from the wavelet transform and a second that 
performs fault classification. In addition, research on wavelet transform based algo-
rithms has primarily been carried out at component level (i.e. for HSF and FUL) [33]. 
5.2.2 Artificial intelligence methods 
Artificial intelligence (AI) is the design of intelligent systems that can adequately perceive 
their surroundings and make decisions that maximize their chances of success. This 
involves an iterative process of learning and tuning parameters towards the desired out-
come. AI systems are designed to work autonomously and simulate human intelligence. 
These methods are very useful in systems with non-linear responses, inexistent mathe-
matical models and where signals are time-varying with unreliable measurements. The 
main AI based approaches developed for fault detection are artificial neural networks 
(ANNs) and knowledge based systems [30]. These fault detection methods can also be 
applied in successfully classifying faults eliminating the need for two different algorithms. 
A. Artificial Neural Networks 
The key defining feature of ANNs that defines their suitability for implementation in fault 
detection is their pattern recognition capability. Neural networks can be defined as a set 
of learning algorithms designed to identify patterns. The design of ANNs is inspired by 
the biological neural network of the human brain. Due to the high complexity and inter-
connectivity of the human brain cells, the ANN is not identical but a simplification of the 
human neural network. Therefore, ANNs are approximation models. To imitate the neu-
rons, ANNs are made up of millions of artificial neurons known as nodes where compu-
tations are done. Each node can take input data, perform simple operations and compute 
an output value which is then forwarded to another node via a link. The node output value 
is referred to as an activation value [30]. 
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Every link connecting two nodes is assigned a weighted value. This weighted value is an 
integer number that represents the learned knowledge of the system. Depending on the 
outcome of the system, the ANN adjusts the weight to increase the accuracy of the result. 
Figure 5.1 depicts the processing of data at an ANN node. Each node input is weighted 
and then a sum of these weighted values is computed. This sum is then subjected to an 
activation function which generates the activated value to be fed to the next node. The 
activation function basically determines to what extent the node input values affect the 
output of the entire ANN. Important node inputs are combined to form the activation value 
while irrelevant node inputs are filtered out [34] . 
  
Figure 5.1 Computation at an ANN node. Source: Adapted from [35]. 
ANNs are composed of several layers of linked stacked nodes. A layer comprises of 
several rows of nodes whose activation values are the inputs of the subsequent stacked 
layer. The general ANN architecture is as represented in Figure 5.2. It is composed of 
an input, hidden and output layers. The layers interact through links. The architecture 
design process involves determining the number of layers, number of nodes in each 
layer, number of hidden layers, activation functions and learning algorithms. Hidden lay-
ers represent multiple levels of input value computation and are a measure of the ANN’s 
‘depth’.  
 
Figure 5.2 The Architecture of an artificial neural network. 
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Deep-learning ANNs are characterised by a significant amount of hidden layers. Hidden 
layers are used to perform complex computations to enhance the pattern recognition 
performance of an ANN [34] . Although a deeper ANN with more hidden layers and high 
interconnectivity (many links) is desirable for more intelligent systems, a very powerful 
processor with superior speeds would be required or the ANN would be very slow. There-
fore, there exists a trade-off between depth and interconnectivity at system design. 
ANNs learn to recognize patterns through intensive training exercises using strategies 
such as supervised, unsupervised and reinforcement learning. Supervised learning in-
volves training the ANN using a skilled expert from a particular speciality. The expert 
trains the system to recognize patterns by feeding it with sample data of already known 
phenomena. When the ANN is presented with unknown data, it gives some guess results 
based on the training and then the skilled expert feeds the ANN with the expected results 
to make comparisons. The learning process is therefore iterative but limited to the com-
petence of the trainer. In unsupervised learning, the ANN is trained to recognize hidden 
patterns. In this training method, the answers to the data presented is unknown and the 
ANN trains to recognize patterns through clustering or statistical formulae. The guess 
results improve over time as the ANN learns. Reinforcement learning refers to training 
the ANN through observation. There exists known answers that are compared to those 
of the ANN after its observations of the surroundings. This way, the ANN is trained to 
recognize patterns based on certain properties of the environment it observes. 
ANNs have very good non-linear function approximation capabilities as well as high ac-
curacy especially in well trained systems. Currently, ANNs and machine learning is a 
widely researched subject full of potential and with an extensive array of application ar-
eas. Since it is widely under development, a few challenges exist. For instance, it is 
currently unclear what is the major factor that determines the intelligence of the ANN. 
Both the size of the ANN and the interconnectivity of the nodes are crucial, but it remains 
unclear which of the two should be prioritized in ANN design [36] . Moreover, depending 
on the learning algorithm selected, the memory needed can be quite huge making ANN 
very computationally expensive and impractical especially when implemented in real 
time. In addition, the training process is very tedious. Intensive training to achieve high 
learning rates requires huge investments in time and trainers. In fact, current research 
efforts are directed towards developing methods that help determine the neural weights 
and as such avoid the training step. Due to these drawbacks, ANN is not a feasible 
solution for this study. 
B. Knowledge based Systems 
Knowledge based systems are AI systems whose problem solving abilities depend on a 
knowledge base and an inference engine. A knowledge base is an organized centralized 
repository that is used to store data of a particular discipline while an inference engine is 
the rule making component that deduces information from the knowledge base through 
logical definitions. Knowledge based systems are normally implemented as expert sys-
tems. An expert system is an AI program that solves complex problems in a particular 
field by emulating the skills, judgement and behaviour of a human expert from knowledge 
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stored in a database, through inference procedures and a set of if-then rules. The expert 
system used in fault detection is known as fuzzy logic [30]. 
Fuzzy Logic (FL) is the only mainstream fault detection method that was explored in 
depth in this study as a potential fault detection method to be implemented. A model was 
also created on MATLAB to simulate this method with unsuccessful results. FL and its 
principles of operation will be briefly introduced, its superior characteristics in fault de-
tection algorithms reviewed, rationale behind its initial consideration as a suitable detec-
tion algorithm as well as reasons that made its implementation unsuccessful in this spe-
cific application. 
FL is defined as a logic used to describe fuzziness. Fuzziness is the attribute of some-
thing being vague and lacking in certainty or precision. FL is a suitable fault detection 
scheme for diagnosis of abnormalities that match with the typical definitions of a fuzzy 
model. One distinctive attribute of an FL system is that the input to the system has to be 
fuzzy i.e. the boundaries of the inputs are not exact. The voltage and current values 
during faults have significant noise and harmonics and therefore the exact input value 
may be defined as a range of values as opposed to one precise measurement. Moreover, 
the phase voltage values for short circuit to ground and line to line faults overlap at their 
boundaries. Another attribute of a fuzzy system model is its ability to handle complex 
non-linear systems such as the line to line fault voltage waveform whose response is 
non-linear and difficult to handle. Consequently, an FL based algorithm was viewed as 
an initial fitting candidate due to these matching properties.  
The concept of FL was first introduced by Zadeh in 1965 to model systems whose bound-
aries are not defined by exact values [37]. It was later implemented by Mamdani in a 
practical control application after which it gained a lot of recognition [38]. It is based on 
fuzzy set theory, a subset of classical set theory, from which membership functions are 
formulated using input values. Membership functions eliminate the need to define an 
exact threshold value. The input membership functions are subjected to a set of fuzzy 
rules which yield output membership functions.  
Classical set theory can be represented using a characteristic function.  Equation 10 
defines the characteristic function 𝜒𝐸 , where 𝐸 is the subset of 𝑇 (𝐸 ⊆ 𝑇) such that;  𝜒𝐸 ∶
𝑇 → {0,1}. Member elements of subset 𝐸 are strictly either 1 or 0. Equation 10 indicates 
that all elements of 𝑇 contained in 𝐸 have a value of 1 while all elements of  𝑇 not in 𝐸 
have a value of 0. 
 𝜒𝐸(𝑥) =  {
1 ∶ 𝑥 ∈ 𝐸
0 ∶ 𝑥 ∉ 𝐸
  ,                                                                                                                           (10) 
Fuzzy sets are a simplified extension of classical sets where members are allowed partial 
membership in the range 0 to 1. Fuzzy member elements can take values such as 0.2 
and 0.5. A fuzzy subset ?̃? of 𝑅 can be defined by its membership function 𝜇 ∶ 𝑟 → [0,1]. 
A membership function is the FL equivalent of a characteristic function. Hence,  𝜇(𝑟) 
where, 𝜇 ∈ ?̃? , denotes the grade of membership of 𝑟 in the fuzzy set ?̃?. 𝑅 is the universe 
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of discourse i.e. the range of values that 𝑅 can assume. A fuzzy set ?̃? in the universe of 
discourse 𝑅 can then be denoted mathematically by equation 11. Where  𝜇?̃?(𝑟) is the 
membership function of ?̃? that assumes values in the range of 0 to 1 [37] . 
 ?̃? =  {(𝑟, 𝜇?̃?(𝑟))| 𝑟 ∈  ?̃?, ?̃?  ⊂ 𝑅},                                                                                                    (11) 
Elements of an FL system are illustrated in the fuzzy architecture of Figure 5.3.  
 
Figure 5.3 Block diagram of a typical fuzzy inference system. 
Fuzzification of the input variables refers to reducing the inputs into linguistic variables. 
A linguistic variable is a variable whose value is expressed in terms of spoken language. 
For instance, instead of 10V or 40V, we refer to the voltage as ‘low’ or ‘high’. Inference 
involves performing operation on fuzzified data based on the knowledge base.  The fuzzy 
rule base is composed of a set of rules that represent an expert’s view and understanding 
of the behaviour of the system under observation. Defuzzification is the process of con-
verting the linguistic data into output variables with numerical value [39]. The fundamen-
tal steps followed in formulation of an FL algorithm discussed below with examples from 
the attempted 93PS FL model. The steps are designed following the process flow of 
Figure 5.3. 
Instantaneous voltage and current values are the desirable input values for fast system 
response. Instantaneous current and voltage phase values were defined as inputs and 
output variables are the short circuit condition of the system as shown in equation 12.  
𝑅𝑛 =  𝑅6 =  {𝐼𝑎, 𝐼𝑏 , 𝐼𝑐 , 𝑉𝑎 , 𝑉𝑏 , 𝑉𝑐  }
𝑅𝑚 =  𝑅4 =  {𝐿𝑔𝑠𝑐, 𝐿𝐿𝑠𝑐, 𝐿𝐿𝑔𝑠𝑐, 3𝐿𝑔𝑠𝑐 }
 ,                                                                               (12) 
Where 𝑅∗ is the fuzzy relation, 𝑛  and 𝑚 are the number of input and output variables 
respectively, and 𝐼𝑎,𝑏,𝑐 , 𝑉𝑎,𝑏,𝑐 , 𝐿𝑔𝑠𝑐, 𝐿𝐿𝑠𝑐, 𝐿𝐿𝑔𝑠𝑐 and 3𝐿𝑔𝑠𝑐 are the universe of discourse. 
𝐿𝑔𝑠𝑐 is the single line to ground short circuit, 𝐿𝐿𝑠𝑐 the line to line short circuit, 𝐿𝐿𝑔𝑠𝑐 the 
double line to ground short circuit and 3𝐿𝑔𝑠𝑐 the three-phase to ground fault. 
The input membership functions are defined as: 
𝐼𝑎 =  {𝜇𝐼𝑎(𝑖𝑎)| 𝑖𝑎 ∈  𝐼𝑎}
𝐼𝑏 =  {𝜇𝐼𝑏(𝑖𝑏)| 𝑖𝑏 ∈  𝐼𝑏}
𝐼𝑐 =  {𝜇𝐼𝑐(𝑖𝑐)| 𝑖𝑐 ∈  𝐼𝑐}
                                                                                                  (13)      
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𝑉𝑎 =  {𝜇𝑉𝑎(𝑣𝑎)| 𝑣𝑎 ∈  𝑉𝑎}
𝑉𝑏 =  {𝜇𝑉(𝑣𝑏)| 𝑣𝑏 ∈  𝑉𝑏}
𝑉𝑐 =  {𝜇𝑉𝑐(𝑣𝑐)| 𝑣𝑐 ∈  𝑉𝑐}
                                                                                                   (14)          
The output membership functions are defined as: 
𝐿𝑔𝑠𝑐 =  {𝜇𝐿𝑔𝑠𝑐(𝑙𝑔𝑠𝑐)| 𝑙𝑔𝑠𝑐 ∈ 𝐿𝑔𝑠𝑐} 
𝐿𝐿𝑠𝑐 =  {𝜇𝐿𝐿𝑠𝑐(𝑙𝑙𝑠𝑐)| 𝑙𝑙𝑠𝑐 ∈ 𝐿𝐿𝑠𝑐}
𝐿𝐿𝑔𝑠𝑐 =  {𝜇𝐿𝐿𝑔𝑠𝑐(𝑙𝑙𝑔𝑠𝑐)| 𝑙𝑙𝑔𝑠𝑐 ∈ 𝐿𝐿𝑔𝑠𝑐}
3𝐿𝑔𝑠𝑐 =  {𝜇3𝐿𝑔𝑠𝑐(3𝑙𝑔𝑠𝑐)| 3𝑙𝑔𝑠𝑐 ∈ 3𝐿𝑔𝑠𝑐}
                                                                      (15) 
Where 𝑖𝑎 , 𝑖𝑏 , 𝑖𝑐 , 𝑣𝑎 , 𝑣𝑏 , 𝑣𝑐 , 𝑙𝑔𝑠𝑐, 𝑙𝑙𝑠𝑐, 𝑙𝑙𝑔𝑠𝑐, 3𝑙𝑔𝑠𝑐 are the elements of the discrete universe 
of discourse.     
The membership functions of equations 13, 14 and 15 are then represented graphically 
through a clustering process. Examples of graphical representations of membership 
functions include triangular, trapezoidal, Gaussian, sigmoidal and s-shape functions [40]. 
The graphical membership function is a curve that determines how the mathematical 
values of the defined input and output functions are defined in the 0 to 1 range. Figure 
5.4 illustrates the membership functions that can be used to mode the input and output 
of the fuzzy model. 
 
Figure 5.4 Examples of membership functions provided in MATLAB for modelling FL.      
The type of curve selected has an impact on the end results but it is not the most im-
portant aspect. It is very important to select the right number of inputs and outputs as 
well as correctly specifying the overlapping nature between the curves in the universe of 
discourse [39] .   
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After fuzzification of the membership functions, a rule base is applied to them. This is the 
most important process of the FL fault detection. This is because the rules defined de-
termine the accuracy of the solution presented by the fuzzy model. This involves modifi-
cation of the linguistic variables using simple if-then rules. An example of a rule base 
statement applicable to the short circuits in this study is: 
If 𝑖𝑎 is maximum and 𝑖𝑏 is normal and 𝑖𝑐  𝑖𝑠 𝑛𝑜𝑟𝑚𝑎𝑙 and 𝑣𝑎 is minimum and 𝑣𝑏 is normal 
and 𝑣𝑐 is normal, Then fault type is 𝑙𝑔𝑠𝑐. 
where each element has three defined states; minimum, normal and maximum. 
The next step of designing the fuzzy model is defuzzification of the inference engine 
output. It entails assessing the correct value of the solution based on the ‘membership-
ness’ of a variable. In general, the closer the value of a variable is to 1, the more contri-
bution its membership function makes to the final output. This implies that variables with 
a score of 0.8 maybe considered to have a greater probability of being abnormal com-
pared to a variable with a value of 0.32 on the 0 to 1 range of the universe of discourse. 
This value is normally determined by the inference engine and thus, it is very important 
to accurately define fuzzy rules. There are different methods of performing defuzzifica-
tion, for instance, center of gravity and centroid techniques. 
The final step involves testing the designed model by comparing the results the FL sys-
tem gives of known outputs. For example, after performing a single line to ground fault, 
the system should give the accurate answer. The designed FL system could not suc-
cessfully identify short circuit fault conditions using instantaneous values. This is be-
cause the set threshold values occurred once in every cycle of the sinusoidal input volt-
age and current. For every crossing of the threshold value in the sinusoid, FL reported a 
fault condition. This situation could be resolved using RMS values instead of the actual 
raw variables. However, this makes the fault detection scheme slower and the desired 
fault detection time of 100𝑚𝑠 can not be achieved. Therefore, FL is suitable for certain 
applications, under limited conditions.  For the requirements of this study, FL is not a 
suitable method. 
5.3 Hybrid methods 
High precision results in fault diagnosis can be ensured when several techniques are 
used to process information, perform problem solving and review the accuracy of results. 
Integrating different diagnosis techniques guarantees more conclusive results. Moreo-
ver, hybrid systems support the combination of methods with complementary strengths 
and weakness, creating a multifaceted system. This is especially popular for systems 
designed to perform both fault detection and classification. Two types of hybrid systems 
exist; a hybrid of two software methods or a hybrid of a software and a hardware method.  
Examples of hybrid software methods are neuro-fuzzy and fuzzy-wavelet methods. The 
neuro-fuzzy method uses a combination of ANNs and FL to perform fault diagnosis while 
fuzzy-wavelet method is a combination of DWT and FL. These methods are very useful 
in big complex systems. Software- hardware hybrids are better suited for simpler power 
electronic systems which can be customized to the desired functionality. The selected 
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method discussed in subsection 5.4, is a hybrid of software and hardware methods for 
fault detection. The tripper circuit that gives the current spike to the CB forms the hard-
ware section while the flow chart of Figure 5.5 shows the overview of the software de-
tection scheme. 
5.4 Implemented fault detection algorithm 
It was crucial to come up with a customized alternative fault detection method after the 
unsuccessful implementation results from the FL detection algorithm. This customized 
method was designed to overcome the drawbacks discussed in the mainstream detec-
tion methods in subsections 5.2 and 5.3. The design process examines key factors like 
optimization of microprocessor resources, fast fault detection responses and reusability 
of existing UPS measurements as inputs. Subsection 5.4.1 reviews the implemented 
method in more detail. 
The software algorithm is developed on the current platform used for the 93PS firmware. 
This method is customized to the response of the UPS systems during short circuits and 
has been developed through analysing simulated and laboratory test results of short cir-
cuit faults, overload conditions and transformer start up transients. The fault detection 
algorithm is based on the shape of the voltage and current waveforms during short cir-
cuits.  
Figure 5.5 summarizes the working of the implemented detection algorithm and pro-
posed classification algorithm. The classification algorithm is presented comprehensively 
in chapter 6. In Figure 5.5, the detection algorithm starts to run after the UPS system has 
initialized. The detection algorithm detects short circuits after the UPS system is online, 
with or without loads connected. This algorithm runs iteratively in a loop until a short 
circuit is detected in any of the UPS output phases. If a fault is detected, the tripper circuit 
is activated to isolate the relevant faulted phase(s). The proposed classification algorithm 
would then used to determine the type of short circuit fault that occurred. 
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Figure 5.5 Flowchart for general logic flow of the fault  detection and classification 
algorithms. 
5.4.1 Detection Algorithm 
The detection method utilizes instantaneous values to track the change in voltage and 
current values. Instantaneous values give the actual raw unfiltered measurements of the 
93PS. This has a huge impact on the speed of response since it is possible to detect 
system abnormalities as they occur. The output current and voltage measurements uti-
lized are readily available from the UPS system’s meters.  
The detection algorithm tracks the instantaneous output current and primarily bases its 
decisions on its state. From chapter 4 laboratory test waveforms, it is observed that the 
short circuit output current waveform is similar in all the four types of short circuits. It is 
a hardware limited square wave of 72𝐴, intended to provide protection to the inverter 
switches from overcurrent damage. The output current uniformity is a prime characteris-
tic to leverage due to the ease of comparing the instantaneous current values to the pre-
set inverter current limit. Several samples of the current value are taken and compared 
to the inverter current limit, if these values are equal within the acceptable tolerances, 
the output current is no longer sinusoidal and a fault is determined to have occurred. 
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Further analysis on voltage is then done to confirm that a short circuit has occurred as 
well as determine the type of short circuit. 
In the flowchart of Figure 5.6, a more detailed description of the working of the algorithm 
is outlined. Several variables are used in the detection algorithm including input varia-
bles, number of samples and status flags. Input variables 𝑖𝑎(𝑡), 𝑖𝑏(𝑡), 𝑖𝑐(𝑡) represent the 
measured instantaneous output current values while 𝑢𝑎(𝑡), 𝑢𝑏(𝑡), 𝑢𝑐(𝑡) are the instanta-
neous output voltage values. A fault flag is a true or false value that is normally set to 
indicate the state of a monitored element. It is set to true when a condition is met and 
remains false otherwise. 
The number of samples (𝑆) of the output current to be taken are then set. The minimum 
number of sample values that can be taken is 2. This is done to eliminate occurrence of 
a false positive situation in case the current limit value is recorded during a normal in-
stantaneous current when the output current is equal or greater than 72𝐴 or due to tran-
sients and noise. The sample size affects the speed of response of the algorithm since 
the time taken by the processor between two consecutive samples is approximately 
 0.88𝑚𝑠. The desired speed of response to perform isolation of the detected fault is 
100𝑚𝑠. This includes the time it takes to detect the fault, send the signal to the tripper 
circuit and discharge the capacitor to trip the CB. It takes approximately a maximum of 
12𝑚𝑠 between the time the tripper circuit receives the activation signal to the time the 
CB isolates the faulted phase(s). If we assign a maximum of 30𝑚𝑠 for detection, the 
maximum number of samples should not exceed 34. This is a huge sample size and 
therefore, this fault detection algorithm gives lot of flexibility for the user to set their de-
sired sample size. A very small sample size may result into a false positive while a too 
high sample size slows down the speed of response. A sample size of between 5 and 
13 is enough to successfully carry out the detection. Eight sample sizes are used in the 
designed system and the exact detection times for the single line to ground, line to line, 
double line to ground and three-phase faults are presented comprehensively in both sub-
section 7.3 and Appendix C.  
When a short circuit happens, several samples of the current values are taken and com-
pared to the known current limited value. If this value is the same, the instantaneous 
voltage values are then compared to the laboratory determined threshold value for each 
type of the short circuit. This is done for all the three-phases and depending on the type 
short circuit detected, the system sets the relevant flags. Flags 𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡, 𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 
and 𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 are used to indicate a short circuit or ground fault in phases A, B and/or 
C respectively. The states of 𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡, 𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 and 𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 are then analysed 
and used to activate the tripper circuit for the faulted phase(s). 
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Figure 5.6 Short circuit fault detection logic flowchart. 
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6. FAULT CLASSIFICATION METHODS 
Fault classification involves placing short circuit faults into their right categories using 
their distinctive qualities. This is especially beneficial in large and complex systems with 
numerous variables. Fault classification reduces the system downtime as well as in-
creasing the efficiency of maintenance routines. Fault detection and classification meth-
ods are selected such that they are complementary to each other. This is because, the 
results from the fault detection algorithm are usually used to implement the classification 
algorithm. Therefore, algorithms based on one design platform have a logical progres-
sion from one state to the other, are simpler and more straightforward to implement, use 
resources more efficiently and are easily modified to accommodate new data [41] . 
Fault classification techniques in power electronic systems are primarily software based 
and hence very flexible to adapt to needs while maintaining high system performance. 
The most widely used, well known classification techniques are wavelet transforms, 
ANNs and FL [41] . DWT, ANN and FL fault classification algorithms are generally im-
plemented together with their respective fault detection methods. These methods have 
been examined in depth in chapter 5. A combination of these methods such as Neuro-
fuzzy, wavelet and ANN, wavelet and fuzzy, wavelet and Neuro-fuzzy make up the hybrid 
methods. Although not proposed for implementation, a brief overview DWT, ANN,FL and 
hybrid techniques are presented in subsection 6.1, with regard to their application in fault 
classification. The proposed fault classification algorithm is then introduced and dis-
cussed in subsection 6.2. There exists other numerous techniques for fault classification, 
many still under development and research, designed for power systems [42] . Some of 
these methods have been applied to microgrids and synchronous motors and may also 
be adapted to some power electronic applications [43] . 
6.1 Summary of fault classification techniques  
DWT is a numerical signal processing technique suitable for analysing non-stationary 
signals. It possesses advanced fault feature extraction abilities with possibilities to give 
the accurate fault location as well as classify the fault. This is done by decomposing the 
signal to be analysed into wavelets using techniques such as, Multiresolution analysis 
(MRA). MRA decomposes a signal into an approximated version by low pass filtering 
and a detailed version using a high pass filter. Scaling factors and their accompanying 
wavelet coefficients are then calculated. The coefficients calculations can be made 
based on fault currents frequency content or wavelet energy levels as examples. Analy-
sis is then performed on these coefficients using methods like standard deviation, mean 
and variance analysis. The coefficient analysis yields different numerical results for each 
type of short circuits which can be used to distinguish and classify these faults [41] . 
Although a very accurate method for fault classification, this technique is not proposed 
for implementation in fault classification due to the complex computations associated 
with the design process.  
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Fault classification by ANN is performed by training the algorithms to identify patterns in 
the variable chosen its input. The system is fed with pre-fault data that represents the 
normal operation and post fault data of the faulted system. For example, instantaneous 
voltage and current values can be used for short circuit fault classification. Different tech-
niques exist on how to process this data for use in classification. One common approach 
involves calculating per unit values by dividing the faulted system values with values 
from the system during normal operation. The ANN then categorizes the fault types, 
based on the per unit values, using the process illustrated in Figure 5.1. Due to their 
demand of processor resources, ANNs are implemented using Field Programmable 
Gate Arrays (FPGA) which have enhanced processing capabilities compared to Digital 
Signal Processors (DSP). A DSP is a microprocessor specialized to perform a certain 
function while FPGA is a highly configurable hardware designed to process a higher 
quantity of instructions per second compared to the DSP [44] . The 93PS UPS system 
uses DSPs and therefore implementation of ANNs is not feasible due to its resource 
intensive nature. 
Subsection 5.2.2 B depicts FL fault classification by applying the rule base to member-
ship functions. FL fault classification is simple and easily understood because the fuzzy 
IF-THEN rules use linguistic terms that are similar to spoken language. The fault condi-
tions in this study can be completely represented using 10 IF-THEN rule statements as 
can be gathered from the fault states in Table 4 and Table 5. Due to its simplistic imple-
mentation nature, FL has gained approval for application on many platforms [41] . How-
ever, if the systems are very complex with many inputs, coming up with a rule base for 
all conditions could be quite tedious. Implementation of FL classification goes in tandem 
with the FL detection algorithm since its inputs are the outputs of the FL algorithm. Thus, 
FL classification is not recommended as a suitable method for this study. 
Hybrid methods are meant to overcome the limitations of one technique through integra-
tion with a complementary method. They are combined such that one hybrid techniques 
performs fault detection and the other is used for classification. This way, desirable qual-
ities from the hybrid techniques are leveraged to reduce complexity of the design, ensure 
efficiency of resources and maximize algorithm adaptability and reliability [41] . Based 
on the number of algorithm inputs and computations, FL and hybrids involving it, are 
considered the simplest systems for implementation in suitable applications [41] .    
6.2 Proposed classification algorithm 
The flowchart of Figure 6.1  illustrates the proposed comprehensive logic used to classify 
the type of fault that has been detected. This algorithm is intended to be developed on 
the same platform as the implemented detection algorithm. Since the input to the  clas-
sification algorithm are flags set by the detection algorithm, classification is done after 
fault detection to aid in debugging a faulty UPS system. The classification algorithm op-
erates as a two part process; first the flags for the faulted phases are set and secondly, 
they are analysed and the fault type determined depending on the state of the flags. This 
two-part process is expounded in step i and step ii below. 
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i. Setting system flags 
𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡, 𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 and 𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 are the input flags to the classification algorithm 
from the detection algorithm. They indicate the phase(s) in which the short circuit or 
ground fault was detected. In the classification algorithm, seven flags have been selected 
to describe the state of the UPS system during short circuits or ground faults. They in-
clude 3𝑃𝐻_𝑔  which is set high when there is a three-phase to ground fault, 
𝑃ℎ𝐴_𝐿, 𝑃ℎ𝐵_𝐿, 𝑃ℎ𝐶_𝐿 are the individual line short circuit faults for phases A, B and C re-
spectively and 𝑃ℎ𝐴_𝑔, 𝑃ℎ𝐵_𝑔, 𝑃ℎ𝐶_𝑔 represent line to ground fault in phases A, B and C 
respectively. 𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡, 𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 and 𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡  determine the states of these 
seven flags.  
Table 3 gives the logical process followed in activating the classification algorithm flags. 
The classification process begins with analysing if 𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡, 𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 and 
𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 flags are all set high. If all the flags are high, 3𝑃𝐻_𝑔  is set high. If not all the 
flags were determined to be high, each phase flag is checked individually and its voltage 
level analysed to establish whether a line to line short circuit or ground fault has occurred. 
For example, if 𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡 is set high, peak value of phase A voltage is analysed. When 
the peak value is within the lower threshold, a ground fault has occurred and 𝑃ℎ𝐴_𝑔 is 
set high, if the peak voltage lies within the upper threshold, a line to line fault has occurred 
and 𝑃ℎ𝐴_𝐿 is set high. Similarly,  𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡,  𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 and their respective voltages 
are analysed after which the proper flags 𝑃ℎ𝐵_𝑔, 𝑃ℎ𝐵_𝐿, 𝑃ℎ𝐶_𝑔 or 𝑃ℎ𝐶_𝐿 are set. The 
seven short circuits fault flags are activated individually and then analysed in step ii. 
ii. Analysing the state of set flags  
This is the second step that concludes what type of fault has occurred through analysing 
the state flags. It is a logical process that is summarised by Table 4 and Table 5. The 
process starts with checking whether 3𝑃𝐻_𝑔 flag has been set high, if this condition is 
true a three-phase to ground fault is reported. If false, 𝑃ℎ𝐴_𝐿  𝑃ℎ𝐵_𝐿 and 𝑃ℎ𝐶_𝐿 are ex-
amined to determine whether any of their states are high. The fault type is then reported 
according to Table 5. When only 𝑃ℎ𝐴_𝐿 and 𝑃ℎ𝐵_𝐿 are high, a double line fault involving 
phases A and B is reported. If only flags 𝑃ℎ𝐴_𝐿 and 𝑃ℎ𝐶_𝐿 are set high, the double line 
fault has occurred in phases A and C and a double line fault in phases B and C is indi-
cated when only flags 𝑃ℎ𝐵_𝐿 and 𝑃ℎ𝐶_𝐿 are high. 
If neither of the line fault flags are high, 𝑃ℎ𝐴_𝑔, 𝑃ℎ𝐵_𝑔 and 𝑃ℎ𝐶_𝑔 are checked and their 
states compared as represented in Table 4. A state where only 𝑃ℎ𝐴_𝑔 is high indicates 
phase A to ground fault. Similarly, Phase B to ground and phase C to ground faults are 
denoted by the high state of only  𝑃ℎ𝐵_𝑔 and only 𝑃ℎ𝐶_𝑔 respectively. Furthermore, when 
only 𝑃ℎ𝐴_𝑔 and 𝑃ℎ𝐵_𝑔 are high, it indicates occurrence of a double line to ground fault 
involving phases A and B. When only flags 𝑃ℎ𝐴_𝑔 and 𝑃ℎ𝐶_𝑔 are set to high, it represents 
a double line to ground fault in phases A and C. A double line to ground fault in phases 
B and C is defined by having only 𝑃ℎ𝐵_𝑔 and 𝑃ℎ𝐶_𝑔 set to high. 
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Table 3. Short circuit to ground faults truth table. 
 State of flag   
𝑃𝐻𝐴_𝑠ℎ𝑜𝑟𝑡  𝑃𝐻𝐵_𝑠ℎ𝑜𝑟𝑡 𝑃𝐻𝐶_𝑠ℎ𝑜𝑟𝑡 Set flag 
0 0 1 𝑃ℎ𝐶_𝑔 / 𝑃ℎ𝐶_𝐿 
0 1 0 𝑃ℎ𝐵_𝑔 /  𝑃ℎ𝐵_𝐿 
1 0 0 𝑃ℎ𝐴_𝑔 /  𝑃ℎ𝐴_𝐿 
1 1 1 3𝑃𝐻_𝑔 
 
Table 4. Short circuit to ground faults truth table. 
 State of flag   
𝑃ℎ𝐴_𝑔  𝑃ℎ𝐵_𝑔 𝑃ℎ𝐶_𝑔 Fault type 
0 0 1 Phase C to ground 
0 1 0 Phase B to ground 
0 1 1 Phase B to phase C to ground 
1 0 0 Phase A to ground 
1 0 1 Phase A to phase C to ground 
1 1 0 Phase A to phase B to ground 
 
 
Table 5. Double line faults truth table. 
 State of flag   
𝑃ℎ𝐴_𝐿 𝑃ℎ𝐵_𝐿 𝑃ℎ𝐶_𝐿 Fault type 
1 1 0 Phase A to Phase B fault 
1 0 1 Phase A to Phase C fault 
0 1 1 Phase B to Phase C fault 
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Figure 6.1 Short circuit fault classification logic flowchart.  
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7. SIMULATION AND LABORATORY TESTS AND 
RESULTS 
The MATLAB simulations, laboratory short circuit test results on a real 93PS unit and 
short circuit detection results on an actual 93PS unit are presented in this chapter. In 
subsection 7.1, a simulation model developed using Mathwork’s Simulink is introduced, 
its functioning explained and relevant figures included in Appendix A. The Simulink 
model was developed based on Eaton’s 93PS 20kVA UPS system. This was done as 
part of the preliminary studies in conjunction with literature review on different fault de-
tection techniques. The purpose of developing the model was to study voltage and cur-
rent behaviour in simulated short circuit fault waveforms. The general current and voltage 
response during faults was then compared and contrasted to the unique features pos-
sessed by the input variables in the analysed fault detection methods. If many similarities 
existed between the short circuit simulations and a detection method, it signified an in-
creased likelihood of successful implementation and vice versa. Subsection 7.2 de-
scribes similar tests to the simulations conducted on an actual 93PS 20kVA unit in the 
laboratory. These short circuit tests were done to compare the simulations with results 
from a real system. Comparisons between the results from the simulations and labora-
tory have been presented and discussed in chapter 4. The laboratory test setup is 
demonstrated and raw data from the scope setup of the 93PS unit is included in Appen-
dix B. Results from the implemented detection algorithm are discussed in subsection 7.3 
and acquired waveforms presented in Appendix C. 
7.1 Simulation Model 
This is a simplified three-phase model consisting of an inverter, its control circuit and 
different load configurations used to simulate line to ground, double line to ground, line-
to-line and three-phase to ground faults. The model is composed of two major subsys-
tems and a scope as shown in Appendix A, Figure 1 with a simulation time of 1 second. 
The first subsystem is the inverter control system and the second one comprises the 
simplified inverter with different load configurations.  
Figure 2 in Appendix A illustrates the circuitry of the simplified inverter control circuit. The 
input values of this subsystem consist of a three-phase sinusoidal signal that serves as 
the reference and the three-phase feedback instantaneous voltage from inverter output 
terminals (subsystem two). The sinusoidal reference represents ideal AC supply voltage 
of peak value 325𝑉 and frequency 50𝐻𝑧 per phase. The difference between the refer-
ence signal and the feedback output voltage is calculated by performing a subtraction 
and the result fed to a transfer function. The dynamic modelling of the inverter has been 
simplified by using the transfer function that is represented as a numerator and denomi-
nator ratio. The transfer function converts the computed voltage difference to current 
values that are fed to the constant current source that simulates an inverter in subsystem 
two. The transfer function has been designed for a load value that gives a current value 
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of 40.85𝐴 during normal operation and an overcurrent of 21.4𝑘𝐴 during a short circuit. 
The current values can be changed by setting the desired transfer function. The transfer 
function output is then fed to the saturation blocks which subject it the upper and lower 
inverter current limit values. The hardware defined inverter current limit value in this case 
is 72𝐴. Therefore, as can be seen from the Simulink figures of chapter 4, inverter current 
is 40.85𝐴 during normal operation and 72𝐴 when short circuits and ground faults occur. 
The next step involves determining the switching pattern of the inverter. If it is desired to 
keep the inverter on during the whole simulation period, a product of the output of the 
saturation box and an inverter ‘ON’ signal (logical high) from 𝑖𝑛𝑣_𝑜𝑛 node forms the out-
put of subsystem one. To start the inverter in off state, logical low signal is multiplied with 
the saturation block output while a step function with the defined step time is used to 
specify the switching time of the inverter on and off states. 
Subsystem two is divided into 3 blocks each consisting of a constant current source and 
different load configurations. There are three constant current sources, for a three-phase 
system, fed by the current waveform output signals of subsystem one. The constant cur-
rent sources represent an inverter. In Block 1, shown in Figure 3 Appendix A, two faults 
are simulated for the given load configuration. A single phase to ground fault is simulated 
for phase A and occurs between 0.2 − 0.4 𝑠 while a double line fault between phases A 
and B is simulated between 0.5 − 0.8 𝑠. Figure 4 in  Appendix A gives the configuration 
of block 2. A three-phase to ground fault is simulated between 0.3 − 0.6𝑠 while overload-
ing in phase B is simulated between 0.8 − 1𝑠. Block 3 is shown in Figure 5 of Appendix 
A, where a double line to ground fault has been simulated in phases A and B between 
0.3 –  1𝑠. The rest of the time when faults are not simulated, the output is that of a normal 
‘healthy’ UPS system. In all the simulated faults, the period of transition from normal 
functioning to the fault state is captured in Simulink figures presented in chapter 4. 
7.2 Laboratory setup 
 
Figure 7.1 illustrates the laboratory setup for the 93PS unit used in this study. The main 
elements are the UPS system, a tripper circuit, a short circuit box and an oscilloscope. 
The UPS system, oscilloscope and the short circuit box all have separate sources. They 
are all fed from three-phase supplies of 400𝑉 line to line and frequency 50𝐻𝑧 in phases 
A, B and C. The load connected to the UPS system is resistive in nature and can be 
added step wisely. The tripper circuit is treated as a black box.  
The 93PS unit is a 20𝑘𝑊 double conversion UPS system with the main components and 
operation as given in subsection 2.1.1. The main focus of this study is the UPS down-
stream made up of the inverter and the critical load. The inverter is an NPC, PWM con-
trolled converter with IGBTs operating at 18kHz switching frequency. 
A Yokagawa DL850 model oscilloscope has been used to view voltage, current and de-
tection signal waveforms. Waveforms presented in chapter 4 have been filtered by the 
57 
 
oscilloscope at 300Hz to filter out noise for better clarity of explanation. Similar raw un-
filtered laboratory test results are presented in Appendix B. A table has been included 
that gives a brief description of the waveforms. 
  
 
Figure 7.1 Laboratory setup for the 93PS unit. 
Figure 7.2 shows the wiring of the short circuit box. Its input terminals are connected to 
the output of the UPS at the same connection point as the critical load. The output side 
terminals are used to configure the short circuits and ground faults. For example in the 
figure, T1 and T2 are connected via a short cable used to test line to line fault. Two short 
cables were used to configure the various faults to the output side terminals. They have 
a resistance value of 0.4Ω. 
 
Figure 7.2 Short circuit box wiring. 
To initiate the tested short circuit and ground faults, the desired fault is wired at the short 
circuit box output side terminals. The neutral wire from the NPC inverter is used as the 
ground terminal where the short circuit current flows during a fault. Next, the 93PS unit 
is powered and operated in normal mode with the scope set to trigger mode. The short 
circuit box is then powered from the grid causing the contactor to switch on and the input 
side terminal of the short circuit box are connected to the output side terminals thereby 
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causing the short circuits. The current and voltage waveforms of this process are pre-
sented in Figure 1, Figure 2, Figure 3 and Figure 4 included in Appendix B.  
The overloading tests were performed by adding the resistive load to the UPS output in 
steps. A 33𝑘𝑊 load was connected for the overload test illustrated in Figure 4.9 (b). The 
effect of adding a load step to the current can be noted in all phases where there is a 
sharp rise in the current when load is increased and a corresponding sharp deep and 
quick recovery in the voltages of phases A and B is observed. The laboratory testing 
exercises were carried out adhering to safety standards and using correct protective 
equipment. 
7.3 Results of the detection algorithm 
The implemented detection algorithm can be presented as the pseudocode of Figure 
7.3. The developed algorithm uses pre-existing measurements of the 93PS and is opti-
mized to run on the existing software platform. The detection times of this algorithm are 
presented in this section.  
 
Figure 7.3 Detection algorithm pseudocode. 
Experimental tests for the short circuits, ground faults and overloading described in sub-
section 7.2 are repeated when the 93PS unit software is updated with the detection al-
gorithm. Three detection signals denoted as 𝑠ℎ𝑜𝑟𝑡_𝐴, 𝑠ℎ𝑜𝑟𝑡_𝐵 and 𝑠ℎ𝑜𝑟𝑡_𝐶 are used to 
indicate when a short circuit has occurred in phases A, B and C respectively. These 
signals are used to aid in visual detection and estimation of the total time taken to detect 
the faults. These signals are initialized to a high state (logical 1) and transition to a low 
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state (logical 0) when a short or ground fault is detected. The signals are acquired from 
the selected legs on a microprocessor chip and then displayed on the oscilloscope. 
The detection tests were carried out with a load of 12𝑘𝑊 and with no load connected. 
This is because the detection algorithm is expected to detect short circuits and ground 
faults with and without a load connection. If a short or ground fault occurs when the load 
is not connected, fault isolation and clearing should be activated to prevent connection 
of the sensitive load to the faulted phase. The voltage and current waveforms are iden-
tical in the loaded and unloaded cases except that output current does not exist before 
the point of fault in unloaded cases. Appendix C contains waveforms from the loaded 
scenario because it can exhaustively represent both cases.  
From figures in Appendix C, it is clear that the detection algorithm works successfully 
and it is possible to determine in what phase the fault has occurred through the activation 
of the detection signals. Since it is possible to determine in which phase the overcurrent 
fault has occurred, it is possible to perform localized fault isolation. The voltage and cur-
rent waveforms together with the detection signals are presented in detail from Figure 1 
to Figure 16 in Appendix C. 
The total time taken by the detection algorithm is a very important parameter in this study. 
This is due to the imposed requirement of a desired time of response of less than 100ms. 
The total time of detection is affected by factors such as exact instance of occurrence of 
the fault (beginning, middle or end of the positive or negative cycle), the 120° phase shift 
between three-phase signals and the transients and noise that occur during the fault, 
causing the current and voltage to fluctuate rapidly. To ascertain the detection times, the 
detection signals of a loaded and unloaded 93PS unit will be briefly presented in the 
order of the most frequently occurring fault. The presentation of a loaded and unloaded 
case is not for comparison of the detection times. The purpose to give two different ex-
ample cases and a projection of the predicted times of responses. This is because, it is 
not possible under the current setup, to replicate the exact instant of fault occurrence in 
the two cases and therefore, the detection times cannot be directly compared. 
A single phase to ground fault in phase A was initiated and the waveforms recorded as 
can be seen in Figure 1, Appendix C. Figure 7.4 (a) shows a detection time of 2.140𝑚𝑠 
for this fault when a 12𝑘𝑊 loads is connected and a detection time of 10.100𝑚𝑠 in Figure 
7.4 (b) when no load is connected to the UPS system. The time variation may be due to 
the difference in time of occurrence with regard to the positive or negative cycle of the 
two faults. The detection time is determined by observing how long the detection signal 
is triggered after a short or ground fault is initialized. It can also be observed in Figure 2 
of Appendix C that only signal 𝑠ℎ𝑜𝑟𝑡_𝐴 has been activated while 𝑠ℎ𝑜𝑟𝑡_𝐵 and 𝑠ℎ𝑜𝑟𝑡_𝐶 
remain in their earlier states as seen in Figure 3 of Appendix C. 
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Figure 7.4 (a) single phase to ground fault detection time with 12𝑘𝑊 load.  
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Figure 7.4 (b) single phase to ground fault detection time with no load. 
A line to line fault was then performed for phases A and B as illustrated in Figure 4 of 
Appendix C. The detection times for the loaded and unloaded cases are presented in 
Figure 7.5 (a) and (b) respectively. Figure 7.5 (a) gives the detection time of a line to line 
fault when the 12𝑘𝑊 load is connected as 5.326𝑚𝑠 in phase A and 15.200𝑚𝑠 in phase 
B. In Figure 7.5 (b), the detection time for the line to line fault in phase A is 13.150𝑚𝑠 
while phase B has a detection time of 12.926𝑚𝑠 without load.  
It takes significantly longer for line to line fault detection compared to ground faults. This 
is due to the sharp sudden rises in the voltage thus making the threshold value exist for 
a shorter duration of time. This time can be considerably reduced by raising the voltage 
threshold value and evaluating the impact of this change on the detection times of the 
other faults as well. The sudden voltage spikes are also responsible for the detection 
signals changing state multiple times. This is however not an issue since successive fault 
detections after the first one are disregarded because the capacitors in the tripper circuit 
can only be discharged once per phase when a fault is detected until the capacitors 
recharge. 
It is important to mention that for faults that involve more than one phase, the total de-
tection time is equal to the longest time taken for fault detection. For example in the 
loaded case presented in Figure 7.5 (a), the detection time would be 15.200𝑚𝑠 while the 
detection time for the case presented in Figure 7.5 (b) would be 13.150𝑚𝑠. This is be-
cause, the tripper circuit is designed to be fired only once in the faulted phase(s) to clear 
the fault.  
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Only the 𝑠ℎ𝑜𝑟𝑡_𝐴 and 𝑠ℎ𝑜𝑟𝑡_𝐵 transition to active states while 𝑠ℎ𝑜𝑟𝑡_𝐶 remains in its the 
initial state. This is illustrated in Figure 5, Figure 6 and Figure 7 contained Appendix C, 
respectively. 
 
Figure 7.5 (a) Line to line fault detection time with 12𝑘𝑊 load. 
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Figure 7.5 (b) Line to line fault detection time with no load. 
Figure 8 in Appendix C shows a double line to ground fault in phases A and B. The 
detection times when the UPS system has a 12𝑘𝑊 load connected has been presented 
in Figure 7.6 (a).  Phase A has a detection time of 2.826𝑚𝑠 while 𝑠ℎ𝑜𝑟𝑡_𝐵  is activated in 
2.526𝑚𝑠. When 93PS unit is unloaded, 𝑠ℎ𝑜𝑟𝑡_𝐴 is activated in 2.826𝑚𝑠 and 𝑠ℎ𝑜𝑟𝑡_𝐵   in 
4.900ms as shown in Figure 7.6 (b). Therefore, the detection time for the loaded case is 
2.826𝑚𝑠 while the unloaded case has a detection time of 4.900𝑚𝑠. 
Figure 9 and Figure 10 in Appendix C show that the faulted phases detection signals 
𝑠ℎ𝑜𝑟𝑡_𝐴 and 𝑠ℎ𝑜𝑟𝑡_𝐵 are activated while the detection signal in the healthy phase C re-
mains undisturbed as depicted in Figure 11 of Appendix C.  
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Figure 7.6 (a) Double line to ground fault detection time with 12𝑘𝑊 load.  
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Figure 7.6 (b) Double line to ground fault detection time with no load. 
Results of a three-phase to ground laboratory test on the 93PS unit  are presented in 
Figure 12, Figure 13, Figure 14 and Figure 15 in Appendix C. It is observed that the 
detectors in all the three faulted phases have been activated. The detection times for the 
12𝑘𝑊 loaded case are presented in Figure 7.7 (a) while the unloaded detection times 
are presented in Figure 7.7 (b). In the case of the loaded system, the detection times are  
5.150𝑚𝑠, 2.926𝑚𝑠 and 2.226𝑚𝑠 for phase A, B and C respectively. The detection times 
for the unloaded cases were recorded as 3.726𝑚𝑠, 2.626𝑚𝑠 and 4.626𝑚𝑠 for phase A, 
B and C respectively. The overall detection time for the loaded case would be 5.150𝑚𝑠 
while that of the unloaded case would be 4.626𝑚𝑠. 
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Figure 7.7 (a) Three-phase to ground fault detection time with 12𝑘𝑊 load. 
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Figure 7.7 (b) Three-phase to ground fault detection time with no load. 
In Appendix C, Figure 16 shows the behaviour of the detection algorithm when the UPS 
system has an overload of 33𝑘𝑊. It is observed that the detectors remain in their states 
and the algorithm can clearly discriminate overloads from short circuit faults. 
Table 6 presents a summary of the detection times from the laboratory testing presented 
in this subsection. It can be observed that all the times recorded are well below the 
100𝑚𝑠 requirement. This shows that the detection algorithm implemented has good 
speed of response. 
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Table 6. Detection times summary 
Fault type 
Detection Time (ms) 
𝟏𝟐𝒌𝑾 load 
Detection Time (ms) 
Unloaded 
𝑠ℎ𝑜𝑟𝑡_𝐴 𝑠ℎ𝑜𝑟𝑡_𝐵 𝑠ℎ𝑜𝑟𝑡_𝐶 𝑠ℎ𝑜𝑟𝑡_𝐴  𝑠ℎ𝑜𝑟𝑡_𝐵  𝑠ℎ𝑜𝑟𝑡_𝐶  
Single phase to 
ground 
2.140 - - 10.100 - - 
Line-to-line 5.326 15.200 - 13.150 12.926 - 
Double line to 
ground 
2.826 2.526 - 2.826 4.900 - 
Three-phase to 
ground 
5.150 2.926 2.226 3.726 2.626 4.626 
 
The main disadvantage of this fault detection algorithm is its reliability on threshold val-
ues that have been set through laboratory testing. This drawback has a greater impact 
when the instantaneous voltage and current values have a lot of distortions or transients. 
The impact of distortions can however be reduced through a small raise in the threshold 
values. 
The advantages of the implemented scheme however far outweigh the disadvantages. 
To start with, the speed of response is well within the desired time for all the tested cases 
as can be seen from Table 6. Secondly, the detection algorithm has been developed 
using variables measurements already available from the UPS system which is both ef-
ficient and convenient. Additionally, the implemented detection algorithm is very simple 
and thus a good technique in embedded systems such as UPS systems where micro-
processor resources are scarce. Moreover, there is a lot of flexibility that can be offered 
by the detection method as it allows customization to a customer’s needs. This can be 
done by changing factors such as sample size and threshold values in order to set the 
time taken to detect a fault. 
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8. CONCLUSIONS  
 
UPS systems are used to provide continuous and conditioned power to sensitive loads. 
To ensure critical loads are supplied with steady and reliable power, it is essential to 
perform continuous UPS system monitoring. Fault detection is a system monitoring tech-
nique that ensures that faulted phase(s) are isolated immediately to prevent cascaded 
loss of power in healthy phases supporting vital loads. With many existing detection 
methods, it can be challenging to find a suitable detection method, fitting a specific ap-
plication. However, with careful analysis of system behaviour before, during and after a 
fault occurs, an efficient and effective method can be selected. 
In this study, a detection algorithm that can successfully identify short circuits and ground 
faults was developed, implemented and the results tested in a real UPS system. The 
implemented algorithm can effectively differentiate short circuits and ground faults from 
other overcurrent faults such as overloading. In the designed algorithm, it was required 
to detect a fault in less than 100𝑚𝑠. This is because the internal UPS OCP is activated 
after 300𝑚𝑠. This causes the UPS system to trip, leading to loss of power to all loads.  
The time of response of the detection algorithm is well below 100𝑚𝑠. Based on these 
results, this study was a success and the main objectives were achieved satisfactorily. 
A fault classification algorithm was also proposed to aid in UPS debugging processes. 
This study is part of an ongoing project and the detection algorithm will be further refined 
as well as developed to activate the tripper circuit for fault isolation. The proposed fault 
classification algorithm will also be implemented. 
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 APPENDICES 
Appendix A : Simulink model for load overcurrent tests 
The Simulink model developed for the load overcurrent conditions is illustrated in this 
appendix. The table below contains descriptions of the models. 
Figure Description 
1 Simulink model inputs, subsystems and outputs 
2 Simplified inverter control circuit 
3 Inverter with load side single phase to ground and double line faults 
4 Inverter with load side three-phase to ground fault and overloading 
5 Inverter with load side double line to ground fault 
 
 
Figure 1 
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Figure 2 
 
Figure 3 
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Figure 4 
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Figure 5 
 
 
Variable initialization 
close all 
clc 
clear all 
%% Reference 
U = 230.9; % V 
f = 50; % Hz 
  
%% Current limit 
Ilim = 72; % A 
  
%% Filter parameter 
C1 = 5*6.8e-6; 
  
%% Load impedance (resistive load) 
R = (U)^2/(20e3/3); %20 kW load 
P = 20e3/3; 
Pf = 15e3; 
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Appendix B : Overcurrent simulation results 
This appendix contains the overcurrent laboratory test results of the 93PS unit. It consists 
of selected voltage and current waveforms for short circuit, ground faults and  overload-
ing. The short circuit tests were done using a provided black box to perform single line 
to ground, line to line, line to line to ground and three-phase to ground faults. Overloading 
was conducted according to the existing overload test guidelines for Eaton UPS units. 
Transformer inrush current was recorded during normal operation when the UPS system 
is loaded for the first time. The order and description of the figures is as listed below. 
Figure Description 
1 93PS unfiltered single phase to ground fault in phase A 
2 93PS unfiltered double line fault in phases A and B 
3 93PS unfiltered double line to ground fault in phases A and B 
4 93PS unfiltered three-phase to ground fault 
 
 
Figure 1 
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Figure 2 
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Figure 3 
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Figure 4 
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Appendix C : Overcurrent laboratory tests results 
In this appendix, the overcurrent detection laboratory test results conducted on the 93PS 
unit running the detection algorithm of chapter 5 subsection 5.4, are presented. It con-
sists of a detection signal indicating whether a fault has been detected and selected 
voltage and current waveforms for short circuits, ground fault and overloading. The order 
and description of the figures is as tabulated. 
Figure Description 
1 93PS  single phase to ground fault in phase A detected 
2 93PS  single phase to ground faulted phase A waveform  
3 93PS  single phase to ground fault healthy phases B and C waveforms 
4 93PS double line fault in phases A and B detected 
5 93PS double line faulted phase A waveform 
6 93PS double line faulted phase B waveform 
7 93PS double line fault healthy phase C waveform 
8 93PS double line to ground fault in phases A and B detected 
9 93PS double line to ground faulted phase A waveform 
10 93PS double line to ground faulted phase B waveform 
11 93PS double line to ground fault healthy phase C waveform 
12 93PS three-phase to ground fault in all phases detected 
13 93PS three-phase to ground faulted phase A waveform 
14 93PS three-phase to ground faulted phase B waveform 
15 93PS three-phase to ground faulted phase C waveform 
16 Detection algorithm tested with 93PS 33𝑘𝑊 overloading condition 
 
82 
 
Figure 1 
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Figure 2 
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Figure 3 
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Figure 5 
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Figure 10 
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Figure 11 
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Figure 15 
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Figure 16 
 
 
 
